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SECTION I 
INTRODUCTION 
1. 1 Scope. This report will set forth the basic process steps utilized by 
the contractor in the fabrication of'thick or thin film hybrid microcircuits 
and the measurements, tests and inspections required to maintain consis­
tent control of these process steps. The testing methods, tolerances and 
inspection criteria are based on proven experience in pilot and low volume 
production of high reliability hybrid microcircuits. Remedial action pro­
cedures will be indicated in the event tolerances are exceeded. 
Because the intent of this contract is to determine a means of obtaining 
reasonable assurance by NASA that a vendor's line can consistently pro­
duce reliable hybrid microcircuits as may be required in long term space 
applications, the all welded device-in- carrier fabrication scheme will 
form the basis of this report. 
1. 2 Purpose. The purpose of this report is to help develop documentation 
for a program of line certification based on process controls for producing 
thin and thick film hybrid microcircuits for NASA use. 
1.3 Referenced Documents 
ECI Process Specification Documents 
49-00170 Cleaning 
49-00171 Thin Film Thermal Evaporation 
49-00173 Thin Film Photo Fabrication 
49-00174 Thick Film Screening 
49-00175 Sizing, Drilling & Trimming 
49-00176 Discrete Component Bonding 
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ECI Process Specification Documents (Cont) 
49-00177 Bonding of Electrical Connections 
49-00178 Sealing 
49-00179 Pincher Bonding 
49-00191 -Thick Film Circuit Soldering 
49-00198 Hermetic Seal Testing 
ECI Materials Specification Documents 
22-00322 Thick Film Paste 
48-00108 Substrate Material, Ceramic 
48-00109 Deposition Material 
31-00273 Electrical Interconnect Wire 
22-00347 Adhesives, Epoxy 
ECI Inspection Instructions 
171. 300 Controlled Environment Work Areas 
171.000 Section 9.02 Q.C. Instructions 
171. 000 Section 10.0 Calibration Instructions 
1.4 General Requirements for Line Certification for Hybrid Microcircuits 
1.4. 1 State-of-the-Art. The vendor should give evidence that the require­
ments invoked in a line certification program are being regularly met and 
that further research or development is not necessary. 
1.4. 2 Engineering Change Notice. The vendor should supply a copy of the 
Engineering Change Notice procedure in current use, the form of the No­
tice and advise NASA of any notice in effect. 
1.4.3 Route Ticket. The vendor should prepare and use a route ticket for 
each microcircuit module. This ticket should show as a minimum the fol­
lowing information. 
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a. Operation 
b. Date 
c. Reading 
d. Scrap 
e. Operator's Name 
I. Substrate Identification. 
This route ticket, in use by ECI, is shown in Figure 1-1. It has also been 
found useful to use a route ticket for each circuit substrate (see Figure 1-2) 
which is attached to the appropriate module ticket. 
1.4.4 Handling of Substrate and Parts. The vendor should show evidence 
of careful handling of substrates and parts throughout the production cycle. 
Substrates may be handled by tweezers or other handling devices provided 
care is used to avoid touching the substrate area used for circuitry. No 
excessive cracking, breaking or other defects should occur at the sub­
strate periphery. Tweezers or other handling devices may be used to 
handle parts provided that nicks or other excessive damage to transformer 
wires, insulation on wires, plating on leads, chipping of ceramic capaci­
tors or other material, damage to lead wires and active devices such as 
transistors or diodes does not occur. Damage should be recorded on a 
route ticket so that an operation or an operator with a significant loss 
rate can be identified. The vendor should show evidence that persons 
responsible for significant damage or loss receive remedial instruction. 
Any action necessary to improve handling procedures should be taken 
expeditiously. 
1.4.5 High Purity Water. High purity water should be used in any opera­
tion which requires a critically clean surface. In most instances in hybrid 
microcircuit processing, its use is desirable but not necessary. ECI uses 
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a high purity water rinse just prior to thin film deposition and the speci­
fications it must meet are detailed in Data Sheet 2.3-2. 
Where rinsing operations are not critical, delonized water obtained by 
filtering public drinking water supplies with a suitable ion exchange 
column has been found satisfactory. 
1.4.6 Processing Environments. The ECI microcircuit assembly, 
vacuum deposition and photoetching facilities are controlled environ­
ment work areas (clean rooms) and the specifications are documented 
under ECI Quality Assurance Policy No.171.300. 
In general these areas must have. 
a. A maximum humidity no greater than 50 percent at room 
temperature 
b. An airborne particle count of less than 300 particles per cubic 
foot of a size 5 micron or greater. 
c. A temperature in the range of 72 +10 degrees Fahrenheit. 
Clean room pressure is maintained above that of surrounding areas and 
environmental conditions such as temperature, humidity, pressure dif­
feretal and airborne particle count are inspected and recorded periodi­
cally. Documentation for environmental control and instructions for 
corrective action have been established. 
The entire thick film process work area is not in a controlled environ­
ment as such but periodic measurements indicate the quality of the en­
vironment is nearly equal to the microcircuit assembly areas. All 
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critical operations in this area and in the entire microelectronics facility 
are carried out in laminar flow hoods. 
1.4.7 Location. The vendor should provide necessary information to lo­
cate each process step that is certified. Moving a process step to another 
location should require approval or recertification. 
1. 4.8 Documentation. The vendor should prepare and maintain documen­
tation which sets forth the materials, procedures, calibration, techniques, 
measurements, tests, inspection, safety rules, equipment and apparatus 
with necessary tolerances used in current fabrication and quality assurance 
functions for each of the basic process steps. The applicable ECI docu­
ments are listed in Section 1. 3. 
1. 4. 9 Failure Analysis. The vendor should maintain an effective failure 
analysis program and perform analyses as required to maintain control 
of the various processes utilized. 
1. 5 ECI Hybrid Microcircuit Process Flow Chart 
1. 5.1 Basic Process Steps Requiring Certification 
a. Inspection of Incoming Materials (#I) 
b. Mask Preparation (#2) 
c. Thin Film Deposition (#3) 
d. Photoetching (#4) 
e. Thin Film Deposition (#5) 
f. Discrete Component Assembly (#6) 
g. Electrical Lead Bonding (#7) 
h. Preseal Visual Inspection (#.4) 
i. Sealing (#8) 
j. Electrical Testing (#9) 
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SECTION II
 
PROCESS CONTROLS IMPOSED BY ECI
 
ON BASIC PROCESS STEPS
 
2. 1 Inspection of Incoming Materials 
2. 1. 1 Ceramic Substrates. ECI evaluates incoming ceramic substrate 
material for adequate packaging, identification and for required docu­
ments such as Certification of Conformance and physical/chemical anal­
ysis. See ECI Specification 48-00108. 
Visual inspection is performed on a sampling basis (4.0%AQL) by 
viewing under a 3X maximum magnification viewer and normal room 
light illumination at all angles for material imperfections. Examples 
of imperfections evaluated are as follows pits . 007 inch diameter or 
greater on unglazed surfaces, . 005 inch diameter or greater on glazed 
surfaces, scratches . 007 inch or greater in depth on unglazed surfaces 
and .005 inch or greater in depth on glazed surfaces. 
Dimensional inspection is performed on a sampling basis (4. 0% AQL) 
on size and thickness requirements as specified by the print. Electro­
mechanical and mechanical comparators such as micrometers having 
accuracy ratios of 4.1 and 10.1 are used to obtain actual measurements. 
Camber/warpage-to-print requirements of .004 inches per inch maxi­
mum except for substrates 1/2" x 1/2" or less which have .002 inches 
maximum tolerance are checked 100% between two parallel planes that 
are controlled by precision gage blocks and/or wires having known sizes 
and tolerances. 
Glazed substrates for thin film deposition are inspected further for sur­
face defects by means of a phase contrast interferometer as described 
in Data Sheet 2. 1-1. 
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2.1.2 Deposition Material. ECI evaluates all deposition materials for 
adequate packaging, identification and required documentation such as 
Certification of Conformance and physical/chemical analysis. See ECI 
Specification 48-00109. 
All questionable materials are forwarded to a qualified laboratory for 
evaluation on ECI form SP 113. 
Dimensional inspection is performed on one piece from each lot of ma­
terial received in order to verify size and thickness requirements in 
accordance with print specifications. Micrometers and vernier cah­
pers having an accuracy ratio of 4:1 are utilized for measurements. 
Before use, the mchrome deposition charges are weighed on a labora­
tory double pan balance to within 5 percent of a specified mass. 
2.1.3 Thick Film Paste. ECI evaluates all paste containers for ade­
quate packaging, identification and required documentation such as 
Certification of Conformance, physical/chemcal analysis, lot control 
and age control data in accordance with print requirements. See ECI 
Specifications 22-00322, 00323, and 00324. 
All questionable material and/or containers are forwarded to a quah­
fied laboratory for evaluation on ECI form SP 113. 
2.1.4 Electrical Interconnect Wire. ECI evaluates ,each lot of wire 
for individual spool packaging in a plastic enclosed container that pro­
vides protection against shock, vibration, and temperature extremes. 
Bar/melt numbers, wire size, values of elongation, tensile strength, 
lot number, purchase order number and part number are also verified. 
Material analysis and inspection reports are reviewed to determine 
conformance of wire characteristics such as elongation (1 to 4 percent 
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for 31-00273-001 wire), tensile strength (2.7 min grams for 31-00273-001 
wire), composition (gold 99.99 percent and stress relieved 2 ±1 percent 
for 31-00273-001 wire) in accordance with applicable print specifications. 
Wire size and thickness are checkedonall samples provided with each lot 
received. Inspection normally utilizes a Umtron Universal Measuring 
Microscope - Model TMD 3455 magnification to 400X to obtain measure­
ments. 
All wire is sent to the Ivicroelectronics Laboratory on ECI form SP 113 
for contamination tests. 
2.1.5 Adhesives (Microelectromcs). ECI evaluates all adhesive containers 
for adequate packaging, identification and required documentation such as 
Certification of Conformance, physical/chemical analysis, lot control and 
age control data in accordance with print requirements. See ECI Specifi­
cation 22-00347 as an example. 
2.1.6 Ceramic Capacitors (Unencapsulated). Vendor Material Inspec­
tion performs visual inspection in accordance with established sampling 
procedures to ensure device compliance with applicable specifications. 
Visual inspection is normally performed with the aid of up to loX mag­
nification and consists of examination for such criteria as scratches, 
chips, voids, metallization defects or edge chips, as well as physical 
compliance with the product specification. Electrical inspection is per­
formed in accordance with established sampling procedures to ensure 
device compliance with the applicable specifications. Electrical inspec­
tion normally consists of measurement of the following parameters. 
a. Capacitance and Dissipation Factor. 
1. Devices with a capacitance value of 100 pF or less shall 
be measured at a test frequency of 1 MHz ±1 kHz on a Micro Instru­
ments Model 1212 Capacitance Tester or equivalent. 
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D. C. bias shall be applied as required from an external
 
source such as a Harrison Model 6116A.
 
2. Devices with a capacitance value of greater than 100 pF 
shall be measured at a test frequency of 1 kHz ±100 Hz on a General 
Radio Type 1680 Automatic Capacitance Bridge or equivalent. D. C. 
bias shall be applied as required from an external source such as a 
General Radio Model 2995-9149 Bias Supply. 
b. Dielectric Withstanding Voltage. Devices shall be measured 
to ensure compliance with applicable specifications. A test voltage nor­
mally of 2.5 times the rated voltage shall be applied and leakage current 
measured.
 
c. Insulation Resistance. Devices shall have a voltage applied 
to them in accordance with the product specification and the insulation 
resistance shall be measured by means of equipment such as General 
Radio Megohmmeter Model 1862-B or equivalent. 
d. Burn-n. Devices shall be burned-in for a period of time in 
accordance with applicable specifications. This burn-in shall be con­
ducted at the maximum operating temperature ±5°C and at 200 percent 
of the rated working voltage specified in the product specification. The 
devices shall be electrically tested after burn-in to ensure parameter 
changes are within the range of the applicable specification. 
2.1.7 Resistors (Microelectronic). Resistors shall be visually inspected 
in accordance with established sampling procedures to ensure device 
compliance with applicable specifications. 
a. Visual inspection shall normally be performed with the aid 
of magnification and shall consist of examination for defects such as: 
1. Scratches or voids 
2. Corrosion defects 
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3. Metallization defects 
4. Foreign material 
5. Chips 
6. Physical noncompliance with product specification. 
b. Electrical inspection shall be performed in accordance with 
established sampling procedures to ensure device compliance with the 
applicable specifications. Electrical inspection shall normally consist 
of the measurement of resistance using equipment of sufficient accuracy 
such as General Radio Model 1652A Resistance Limit Bridge, Industrial 
Instrument RN-I Wheatstone Bridge, or ESI Model 242B Precision Re­
sistance Measuring System. 
c. Burn-In. Devices shall normally be burned-in for a period 
of time in accordance with applicable specifications. This burn-in 
shall be conducted at an operating temperature and under load condi­
tions as specified in the applicable specification. 
1 
The devices shall be electrically tested after burn-in to ensure 
parameter changes are within the range of the applicable specification. 
2.1. 8 Inductors. Inductors shall be visually inspected in accordance 
with established sampling procedures to ensure device compliance with 
applicable specifications. 
a. Visual inspection shall normally be performed with the aid 
of magnification and shall consist of examination for defects such as: 
1. Scratches or voids 
2. Corrosion defects 
3. Bridged metallizatioh defects 
4. Metallization defects 
5. Foreign material 
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6. Chips 
7. Physical noncompliance with product specification. 
b. Electrical inspection shall be performed in accordance with 
established sampling procedures to ensure device compliance with the 
applicable specifications. Electrical inspection shall normally consist 
of the measurement of such parameters as inductance and "Q"using 
equipment of sufficient accuracy such as Boonton Model 260 Q Meter, 
General Radio Model 1630 Inductance Measuring Assembly, or Boonton 
Model 190 Q Meter. 
c. Burn-In. Devices shall normally be burned-in for a period 
of time in accordance with applicable specifica-tions. This burn-in 
shall be conducted at an operating temperature and under load conditions 
as specified in the applicable specification. 
The devices shall be electrically tested after burn-in to ensure 
parameter changes are within the range of the applicable specification. 
I 
2. 1.9 Active Device Chips. Active device chips shall be visually in­
spected in accordance with established sampling procedures to ensure 
device compliance with applicable specifications. Visual inspection 
will normally be performed with the aid of a rmmum of 50X magnifi­
cation and shall consist of examination for the following defects: 
a. Scratches or voids 
b. Metallization corrosion defects 
c. Bridged metallization defects 
d. Metallization alignment 
e. Metallization defects 
f. Exposed junctions 
g. Contact cuts 
h. Cracks 
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i. Edge distance on scribed chips 
j. Oxide and diffusion faults 
k. Gross undercutting 
1. Foreign material. 
2.1. 10 Active Devices in Carriers. Active devices in carriers shall 
be visually inspected in the same manner as active device chips. Ex­
amination shall also be made for the following additional defects. 
a. Carrier Defects 
1. Flaking or blistering of plating 
2. Cracks, chips, or scratches 
3. Excessive gold eutectic material 
4. Die position on carrier. 
b. Bonding Defects 
1. Overlapping bonds 
2. Bond placement on pad 
3. Missing or broken bonds or leads 
4. Off center ball bonds 
5. Pigtail length 
6. Bonding pads showing evidence of horizontal force 
7. Bond over bond or more than one bond attempt per pad 
8. Twists, nicks, crimps, or scoring of leads 
9. Taut leads between ball bonds 
10. Ball bond size 
11. Stitch bond placement. 
c. Electrical tests on active devices in carriers shall be per­
formed in accordance with established sampling procedures to ensure 
device compliance with the applicable specification. Electrical param­
eters measured shall normally be as described in the following 
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paragraphs. If a burn-in is performed, electrical parameters shall 
normally be measured both before and after burn-in to ensure param­
eter changes are within the range of the applicable specifications. 
1. Transistors. Transistors shall normally be tested 
on the Fairchild 600 Semiconductor test system. Any of the following 
parameters may be tested in accordance with conditions given on the 
product specificaion: ICBO EBO' 'CEO' ICOII CER' ICES' 
BVCBO I BVEBO I BVECO CBVCEO' BVCER , BVCES, HFE' 
VBESAT, VCESAT, VBE ON* 
Burn-in shall be conducted with the devices m a dry ni­
trogen atmosphere. Devices shall be operated at the maximum rated 
power and with current and voltage levels as specified in the product 
specification. The ambient temperature, duration time of burn-in and 
power pulse cycle schedule shall be as specified in the applicable speci­
fications. 
2. Signal iodes and Rectifiers. These devices shall 
normally be tested on the Fairchild 600 Sennconductor test system. 
Any of the following parameters may be tested in accordance with con­
ditions given in the product specifications. Forward Voltage, Forward 
Current, Breakdown Voltage, Reverse Current. 
Burn-in shall be conducted with the devices in a dry ni­
trogen atmosphere. Signal diodes shall be operated at the maximum 
rated power for 240 hours minimum at an ambient temperature of 250C. 
Rectifiers shall be burned-in for 240 hours mimmum at an ambient tem­
perature of 25 0 C with working peak reverse voltage and maximum for­
ward rectifier current as specified in the product specification and 
applied to the device at a rate of 60 Hz AC. 
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3. Zener Diodes. These devices shall normally be tested 
on the Fairchild 600 Semiconductor test system, or on the Fairchild 5000 
Integrated Circuit test system if a requirement exists for accurate con­
trol of a soak time prior to measuring device parameters. Any of the 
following parameters may be tested m accordance with conditions given 
in the product specification- Reverse Current, Forward Voltage, For­
ward Current, Zener Voltage. 
Burn-in shall be conducted with the devices in a dry ni­
trogen atmosphere. Devices shall be operated at maximum power for 
240 hours minimum at an ambient temperature as specified in the ap­
phcable specification. 
4. Field Effect Transistors. These devices shall nor­
mally be tested on the Fairchild 600 Semiconductor test system, the 
Fairchild 5000 Integrated Circuit test system, or the Tequipco Model 
1-12 Field Effect Transistor Tester. Any of the following device 
parameters may be tested in accordance with conditions given in the 
product specification' IDSS, IGSS, BVGDS, Vp, ID, VGS, gin. 
Burn-in shall be conducted with the device in a dry ni­
trogen atmosphere. Devices shall be operated for 240 hours minimum 
at an ambient temperature as specified m the applicable specification. 
For MOS devices, 80% of the maximum rated dram-to-source voltage 
shall be applied with the gate and source terminals connected to ground. 
For junction FET's, 80% of the maximum rated gate to source reverse 
voltage shall be applied with the gate connected to ground and the drain 
and source connected together. 
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DATA SHEET 2. 1-1 
PROCESS STEP. Inspection of Incoming Materials 
Interferometer Examination 
DESCRIPTION OF PROCEDURE. Visual examination of glazed alunn­
num oxide substrate surface with a phase contrast interferometer to 
determine if excessive pits, scratches, or glaze defects exist. 
FREQUENCY OF TEST: Upon receipt of any new batch of glazed sub­
strates. 
SAMPLE SIZE" Random check of two out of every twenty-five units. 
MEASURING INSTRUMENT. Reichert Research Microscope NR 324-945. 
with Nomarski Phase Contrast attachment. 
C 
ACCURACY IN PERCENT. Operator judgement to within 200 A. 
LIMITS OR TOLERANCES. Any pits, cracks, excess materials, 
scratches, discoloration, or indentations visible under magnification. 
DATA RECORDING METHODS. Visual examination of new substrate 
on a go-no-go basis. Upon discovery of excessive defects entire batch 
could be rejected. Quality is mentioned on data sheet. 
CALIBRATION PROCEDURE. ECI Calibration Department annual 
check.
 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Rejection of 
piece under observation, careful examination of all pieces in same 
batch. 
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2. 2 Mask Preparation. Mask preparation begins with a topology lay­
out which by its nature establishes the geometrical characteristics of 
a microcircuit. Also important decisions about terminal metallization, 
bonding methods and materials, package concept, and device selection 
must be made, before proceeding with a layout. To prevent making de­
cisions that result in unreliable microcircuits, design guidelines should 
be established and adhered to. As part of a Line Certification Program 
these guidelines should be published and available for review. 
2. 2. 1 Topology Design for Channel Carrier Microcircuits. The use of 
ceramic carrier devices such as channel carriers offer some design 
advantages over other microelectronic packaging approaches for high 
reliability microcircuits. 
a. A single conductor may be run under a carrier, saving space 
and number of crossovers required. 
b. The artwork does not have to be critically taped as with flip 
chips, saving time and photographic effort. 
c. Circuit density is optimized. 
d. All discrete parts may be screened by burn-in prior to as­
sembly. 
A number of channel carrier configurations are available, the two basic 
types being U-channel and leadless inverted devices (LIDS) as shown in 
Figure 2-1. 
The selection of a carrier is based on the number of leads required, the 
chip size and metallization and reliability of the carrier approach. 
The metallized terminal pad area of a carrier must be at least 5 mils 
square and 150 micro inch thick and be capable of being bonded by 
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U-Channel Leadless 	Inverted Device 
(LID) 
Figure 2-1. 
thermocompression, ultrasomc or parallel-gap bonding techniques us­
ing. 001 inch or larger nominal diameter, gold or aluminum wire. 
Lids that are used in a solder assembly must be capable of accepting 
solder and have protection for the device during soldering operations. 
Once the decision has been made to use channel carriers, the next 
question which arises is whether to use thin film or thick film. Some 
physical comparisons between the two systems are listed in Table 2-1. 
Thin Film 
a. Conductors. Excellent line definition is obtained by photoetch 
techniques. 
Crossovers are difficult to produce with thin film systems; therefore, 
circuit layout must be made accordingly. Where crossovers are required, 
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Circuit Requirements 

1. Frequency 

2. Resistivity Range 

3. Resistor Material 

4. Resistor Initial 

Tolerance 

5. Resistor Close 

Trimming 
6. Resistor Line Width 

7. Power Dissipation 
8. Resistor TCR 

9. Conductor Material 

10. 	Conductor Current 

Limit 

11. 	Conductor Line 

Widths 

12. 	Conductor Spacing 

13. 	Electrical Bonding
 
Methods
 
Ultrasonic Wire 

Parallel Gap 

Solder 

Thermocompression 

Die Attach (U.S.) 

Die Braze 

Flip Chip 

Beam Lead 

14. 	Discrete Components 

Availability
 
15. 	Reliability

16. 	Larae Quantity

Proaucibilltv 
TABLE 2-1. 
Thick Film 

Resistor Application 

Normally up to 100Mhz 

Conductors: .001 to 

.10/square 

Resistors: 50 to 1 

MegQ/square 

Ruthenium Base 

±10% 	as fired 

± 1% 	matching 

± .5% 

.015 	Mlin. / Power
.020 	 Std. Dependent/ 
Up to 60W/in. 2 
25W/in.2 - Std. 
< 100 PPM/°C 

Au, PdAu, PtAu 

PdAg, Ag.
 
Au-25A//mil width 

PdAu-8MA/mil width 

.002" Minimum 

.010" standard 

.002" Minimum 

.010" Standard 

Good 

Good 

Excellent 

Excellent 

Good 

Excellent 

Good 

Excellent 

Excellent 

Excellent 

Excellent 

Excellent 

Thin Film
 
Up to and including
 
S band
 
Conductors: .01 to
 
.14/square
 
Resistors: 50 to 500
 
W/square
 
Nichrome
 
±5% as deposited
 
±.l% matching
 
+ .1% 
.005 	Mlin. / Power 
.010 	Std. (Dependen
 
Up to 69W/in. 2 
15W/in. - Std. 
<50 	PPM/°C 
Au/Mo, Al, Ta, Cu
 
Au
h
 
A1/ 2.SIA/mi lath 
.0001" Minimum
 
.005" standard
 
.002" Minimum
 
.010" Standard
 
Excellent
 
Excellent
 
Good
 
Excellent
 
Good
 
Good
 
Good
 
Good
 
Excellent
 
Excellent
 
Good
 
Good
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it can be accomplished by running a conductor under a carrier or next 
to it and the flying lead from the carrier will crossover the same con­
ductor. See Figure 2-2. Silastic or other silicone material may be 
used for insulation to prevent shorting of flying leads. 
f6M 11C 7K6 1 
CZIZ EZSLS1 	 Ar RMCFA6EA 
01CZvZ..Ar _SA' 	 rAEYC 
Figure 2-2. 
Deposited thin film conductors have a nominal sheet resistivity of .60 n/ 
square for gold or aluminum at a thickness of-600 A. 
b. Resistors. Thin film resistors can be designed in a meandor 
pattern with trim bars where possible. Trim bars are added to the re­
sistor for removal in increments of 1%, 2%, and 5%. For extremely 
close tolerance resistors an edge trim is used. See Figure 2-3. 
The minimum 	width of a resistor is determined by the equation 
)1/2 
where: 	 p = Sheet resistivity in a/square. 
P = Power to be dissipated by resistor in watts. 
K = Substrate power capability in wafts/sq. in. 
R = Resistance in ohms. 
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Figure 2- 3. 
The length of a resistor is calculated by the equation* 
L = RW Where W is the width of the resistor 
P > W mn and no smaller than 5 ils 
For considerations of line widths and spaces, see Table 2-1. 
c. Reference Designations. Wherever space is available, com­
ponents will be identified by reference designations. These reference 
designations will be placed on the resistor pattern if one is used. 
Thick Film 
a. Conductors. Since thick film processing is a screen and fire 
process, line definition is not as good as that of thin film. However, with 
care line widths and spacings of . 002" may be obtained without shorts or 
opens. 
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Thick film systems offer a major advantage over thin film in the form 
of multilayer capabilities. Multilayer interconnect circuitry is accom­
plished by sequentially screening and firing conductor and dielectric 
material to form the required conductor and insulation path as shown in 
Figure 2-4. 
Figure 2-4.
 
The average "as fired" conductor sheet resistivities for thick films 
are . 001 fl/square for gold and .01 to . 1 fl/square for palladium and 
platinum gold. 
b. Resistors. Thick film resistors can be designed in a straight 
line edge trim pattern or a "top hat" imddle trim pattern as shown in 
Figure 2-5. 
, 1141_-/ rc.... 
Ac7TRIM7-,PI 
-7 7,,P A 79RW 
Figure 2-5. 
Resistor trimming is accomplished by air abrasive removal of ma­
terial to bring the resistor to value. Tolerance of ±5% or greater 
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can be accomplished in an "as fired" condition without necessity of 
physical trimming. 
The minimum width of resistor after trimming is determined by the 
equation­
1/2 
W min -­= Ifp 
where p = Sheet resistivity in n/square. 
P = Power to be dissipated by resistor in watts. 
K = Substrate power dissipation capabilities in 
watts/square inch. 
R = Resistance in ohms. 
The length of a resistor iscalculated by the equation: 
L RW 
where W = Width of the resistor _>W min. 
A minimum overlay or termination interface of .015" is used for re­
sistor design to maintain resistor predictabihty. 
The after trimmng resistor dimensions used for design purposes are 
given in Figure 2-5. 
For "as fired" resistors where no physical trimming is desired, a 
minimum size of . 020 wide by . 020 long is used to ensure electrical 
characteristics. 
For consideration of line widths and spaces, see Table 2-1. 
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Selection of Discrete Components 
Components that cannot be designed into the circuitry must be mounted 
on a channel carrier or mounted individually and electrical connections 
made to them. In selection of these discrete components the first con­
siderations are electrical characteristics, then size. 
Termination materials must be compatible with the fabrication and as­
sembly processes. 
Other considerations are availability by more than one vendor, reli­
ability, size, and cost. Discrete components are tested at incoming 
inspection and again before and after assembly. 
Metalhzation Compatibility 
The termination metallization of most channel carriers is gold, there­
fore, the conductor or pad material must be compatible. Electrical 
connections are normally made with . 001" diameter or larger gold 
wire, thermocompression bonded to carrier bonding pad and to con­
ductor or pad on the substrate. 
Component interconnect circuitry can be either thick or thin film gold 
or aluminum for T. C. bonding and parallel gap welding. Solder or die 
braze assemblies require gold thin film or gold and its alloys for thick 
film metallization. 
Package leads extending external to the package must have a metalhza­
tion compatible with the discrete component bonding method used for 
the rest of the assembly.
 
The termination metallization on channel carriers isusually large
 
enough so that more than one bond can be made to it. Sufficient pad 
or conductor area should be available so that if one bond attempt fails, 
another can be made. 
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Channel carriers are normally attached to the substrate with epoxy. 
Care must be taken to ensure that they can be removed and replaced 
easily without destroying the interconnect circuitry. 
Where reliability is critical, redundant bonding is usually required. 
No more than one conductor line may run under a carrier. Some ep­
oxies have a tendency to support electrolytic corrosion at elevated 
temperatures where conductors of different potentials pass through it. 
Failures can result in the form of opens and shorts. 
Component-to-component bonded connections when possible are pre­
ferred to component-to- substrate bonds, as the total number of bonds 
is reduced significantly. 
Optimum Package Size 
Substrates should be designed to achieve optimum package size. This 
can generally be done by making the layout as small as possible. Some 
techniques are. 
a. Make the layout in accordance with the flow of the circuit 
schematic so conductor lengths are as short as possible. 
b. Select minimum size carriers and discrete components. 
c. Design resistors as small as possible. 
d. Select a package that fits substrate configuration as well as 
the space the package must fit into. 
e. Calculate the minimum substrate area required to dissipate 
the power required. This should include thermal conductivity of the 
entire package. 
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f. Consider electric parasitic problems and make layout ac­
cordingly. At low frequencies, conductor sizes are determined by 
D.C. current capabilities. At high frequencies, conductor sizes 
and geometries are determined by stray capacitance and inductance. 
For current carrying capabilities of conductors, see Table 2-1. 
General Guidelines 
The following general rules may be used to improve the quality and 
reliability of a hybrid package. 
a. Crossovers of conductors should be kept at a nnimum. 
b. Components should be placed parallel to the edges of a sub­
strate whenever possible. 
c. Resistors should be placed so that they can be readily trm­
med (resistors should be designed to exclude trimming if possible). 
d. Bonding pad areas for a thermocompression bond must be 
at least 10 mils square and parallel gap bonding should be a minimum 
of 35 x 30 mils. 
e. Maximum length of an unsupported wire should be . 100 inch. 
f. Dielectric dams should be used in areas to be soldered or 
die brazed so that migration of material does not occur. 
g. A hybrid package using channel carriers must be hermeti­
cally sealed. 
h. Holes in the substrates should be avoided. If holes are 
necessary, the following rules should apply­
1. The edge of a hole must be at least .030" from the 
edge of the bonding pad. 
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2. The edge of a hole should be placed on the edge of the 
bonding pad. 
3. Hole diameters should be at least 1-1/2 times the 
size of the wire or ribbon. 
i. Conductors shall be placed no closer than 10 mils from the 
edge of a substrate. 
j. Reference designations and orientation marks shall be used 
whenever possible. 
k. Avoid as many resistor and conductor right angle turns 
as possible. 
2. 2. 2 Artwork Preparation. After the topological design is com­
plete it must be translated into camera-ready artwork. Drafting 
techniques are used to make an outline of the positive areas of the 
circuit. Red transparent tape with a tolerance on the width of ±. 001 
is used to block out the positive pattern. Taping is done on matted 
mylar sheets .004 to . 007 inches thick to provide a stable base. 
Trimming where necessary is accomplished with a surgical-type 
knife, using care not to make knife marks in the mylar. Whenever 
large amounts of opaquing are required, Rubyhth or Amberlith cut 
and strip material may be used. 
Registration marks and photographic reduction marks are placed on 
the artwork. In addition to a title block for artwork identification, 
component identification is included to expedite assembly operations. 
2.2. 3 Inspection of Microcircuit Photographic Film. All exposed 
photographic film processed or obtained from outside sources by 
the ECI Engineering Photographic Laboratory for use in the fabri­
cation of thin film or thick film microcircuits, will be inspected. 
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These include both the subtractive process utilizing a photo-resist/etch 
and the additive process using masks fabricated in conformance with 
the photographic image. 
Inspection Method. All inspection of the photographic film or registra­
tion and pin holes shall be accomplished by placing the film in an open 
frame mask or a glassine envelope on a light table of a back-lighted 
stage. Film to be inspected for scratches will be removed from the 
glassine envelope and inspected without placing the film against any 
surface. Light table shall be cleaned with a lint-free cloth prior to use. 
Magnification. Ten power (IOX) magnification shall be used for inspect­
ing circuitry, spacing, reduction, and registration. Higher magnifica­
tion can be used for verification of questionable areas or checking di 
dimensions. 
Inspection Characteristics. Film received for inspection shall be en­
closed in individual protective covers to prevent damage to the film 
during handling and storage in various departments. The cover will 
contain an identification label. 
Stable base photographic high resolution film of 0. 004 to 0. 010-inch 
thickness will be used, or high resolution glass plates. Film shall be 
so handled that scratches, fingerprints, or other contaminations are 
avoided. 
Superficial scratches across the film are acceptable providing the con­
trast of the scratch is not great enough to be reproduced. There shall 
be no embedded particles in the film which may scratch the photo resist 
of the substrate, or the emulsion of the silk screen. 
Thin Film Mask Inspection. Films for thin film application shall have 
the emulsion reading through the base of the film. See Figure 2-6 for 
limits and tolerances. 
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DATA SHEET 2.1-1 
PROCESS STEP. 
Inspection of Incoming Materials 
Inspection of Microcircuit Photographic Film 
DESCRIPTION OF PROCEDURE Visual Inspection. 
FREQUENCY OF TEST* Applies to all exposed photographuc film 
prior to initial usage. 
SAMPLE SIZE. 
MEASURING INSTRUMENT: Bausch & Lomb Stereo Microscope 7X to 
120X Magnification, equipped with reticle dimensioned in 0. 001 inch. 
Nikos Comparator 12" Diameter - lOX - 31X - 100X Magmfication with 
a 2" x 4", X-Y Micrometer Stage -- 0. 0001 inch graduations. 
ACCURACY IN PERCENT Accuracy is within a division of instru­
ments.
 
LIMITS OR TOLERANCES As required by Customer Specifications,
 
Drawings, and/or Inspection Instruction 171. 000 Section 9.03.
 
DATA RECORDING METHODS- Daily Inspection Records and labels
 
on Photographic Film is stamped by inspector when accepted.
 
CALIBRATION PROCEDURE. Instruments are calibrated in accord­
ance with the Specified Calibration Schedule ECI Procedure 171. 000
 
Section 10.
 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Film is returned
 
to Photographic Lab or Vendor, for correction.
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Acceptance. Acceptance shall be indicated by stamping label with the 
round in-process stamp. 
Defects. All defects found shall be circled with a Venus All Purpose 
Red, No. 1566 pencil on the glassine envelope. 
Records. Inspection of the film, discrepancies and result will be listed 
in the Daily Inspection Record. 
2. 3 Thin Film Deposition. The objective of the controls imposed on the 
vacuum deposition of thin films for hybrid microcircuits at ECI is to ob­
tain mechanically and electrically stable films on a stable substrate ma­
terial that will result in no unpredictable changes in film characteristics 
through the remaining hybrid assembly steps and throughout a specified 
service life. Further, it is anticipated that hostile environments will be 
encountered during part or all of the required lifetime. 
To obtain the desired performance, processes are developed, the com­
ponents are tested and modifications to the processes are made. For ex­
ample, at ECI many thousands of hours of environmental testing were 
required to establish the specifications shown in Figure 2-7 for the 
alumnnum/nochrome deposition process. 
Resistors 
Material Nichrome V 
Resistivity 50 -250 fl/sq. 
Values 10 n to 0.5Mfl 
Tolerances ±10%to ±0. 1% with trimming 
Temperature Coefficient 25 ±25 ppm/°C 
Operating Range -55% 0C to 125 0 C 
Stability at 1000 hours ±0. 3% no load at 150 0 C 
Conductors 
Material Aluminum 
Resistivity _S0. 1 fl/sq. 
FIGURE 2-7. THIN FILM PASSIVE ELEMENT SPECIFICATIONS 
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Therefore, one of the first requirements for certification of this process 
step should be a detailed listing of the specifications that the deposited film 
components will meet along with evidence that the appropriate environmen­
tal evaluations have been performed. 
To insure that these film specifications will always be met, ECI has docu­
mented control procedures at the most critical process steps. These key 
fabrication equipment specifications, test equipment specifications and 
inspection criteria are given on separate data sheets at the end of each 
section and are referenced in the text. A brief summary of each process 
step is given so that the control points can be referred to in a logical se­
quence.
 
2. 3.1 Substrate Preparation. In fabricating thin film substrates, it is 
essential that compatible films are chosen for good adhesion to the sub­
strate. It is also important that the substrates are cleaned to remove all 
contamination that would prevent chemical bonding between the film and 
the substrate. ECI's cleaning specification includes an initial ultrasonic 
cleaning in a detergent solution to remove gross contaminates. Following 
the ultrasonic cleaning is an immersion in a hot solution of ammonium 
hydroxide and hydrogen peroxide to remove any remaining organic films 
and inorganic contaminates. After chemically cleaning the substrates 
they are thoroughly rinsed in flowing deionized water as specified in Data 
Sheet 2.3-1. The final cleaning prior to deposition is in high purity water as 
described in Data Sheet 2.3-2 which is blown off with dry filtered nitro­
gen. The cleanliness of the substrates is tested by the water break test 
when they are removed from the high purity water. 
A common processing problem is to keep the substrates clean during fur­
ther processing. This is achieved through properly designed fixtures and 
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handling tools. Even after all precautions are taken to obtain clean 
substrates, there may be a chance of substrate recontamination. 
Therefore, it is important that a means be available for measuring 
film adhesion. ECI has developed a technique whereby the film ad­
hesion is tested on each substrate. This is achieved by bonding a 
0.006-inch gold wire onto the film and making a 90-degree pull test 
on at least three wires. See Data Sheet 2. 3-1. 
2.3.2 Vacuum Deposition Procedures. After the substrates are loaded 
into the evaporator, the metallization charges are placed in their specific 
crucibles and the system is sealed and ready for pumpdown. The type of 
material used for crucibles depends on the metallization desired. ECI 
uses high purity carbon crucibles for aluminum evaporation which min­
imizes the alloying effects of the molten metal. These high purity cru­
cibles have low gas absorption properties which permit the evaporation 
chamber to remain at higher vacuum levels during evaporation. The 
higher vacuum levels allow deposition of nonporous, highly reflective 
and repeatable film structures. Other conductive films, such as gold, 
can be readily evaporated from copper crucibles with electron-beam 
guns. It is very important that the metal charge holders are designed 
and constructed from materials that will not evaporate along with the 
metal charge to form unknown and inconsistent film properties. 
ECI developed a thin film technology using nichrome as the resistive film 
because of its electrical properties, stability and ease of fabrication into 
resistive elements. There are certain practices which must be followed 
when evaporating an alloy such as nachrome. During the sublimation of 
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the mchrome, the rate at which each element is deposited onto the 
substrate depends on the amount of charge remaining and the type of 
alloy charge. The nichrome charge mass is controlled to within five 
percent in weight and is replaced after each deposition run. These 
controls aid in achieving resistive films with consistent characteris­
tics and are given in Data Sheet 2. 3-4. 
The vacuum level at which the evaporation is being performed affects 
the structure of the deposited films. To achieve aluminum films with 
good conductivity and consistent film structure the vacuum pressure 
must be monitored and held to a minimum of 5 x 10- 5 Torr during a 
deposition run. See Data Sheet 2.3-5. The evaporation is carried out 
with an electron-beam system as described in Data Sheet 2.3-6. 
The substrates should be heated to a mimmum temperature of 125 de­
grees C to remove any surface gases that might affect film adhesion. 
The charges and crucibles are outgassed by evaporating the charge 
material for a specified time with the shutter closed. The preevapor­
ation step is an important one in reducing pin holes in the film and 
ehimnating film nodules on the substrate caused by erupting gases. 
After the substrates are preheated for a specified time, typically 30 
minutes, and the charges are outgassed, the resistive film is deposit­
ed to a prescribed sheet resistivity such as 250 &/square. The film 
resistivity is measured and controlled by monitoring the film on the 
substrate or a separate monitor substrate. For close tolerance re­
sistivity control, it is important that the monitor substrate have the 
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same surface composition and the same surface finish. ICthese films 
are to be used for the fabrication of circuits which were designed for 
a particular sheet resistivity, the monitor resistivity must be con­
trolled to better than 1 percent in value. See Data Sheet 2. 3-7. 
The conductive film is deposited over the resistive film immediately 
after the latter deposition to provide the best possible film adhesion. 
The outgassed charges are evaporated to form highly conductive films 
with typical sheet resistances of 0.06 Q/square for aluminum films. 
The conductive film thickness is controlled by monitoring the frequency 
shift of a crystal oscillator caused by the change as the film deposits 
on a piezoelectric crystal. This frequency shift, f, is related to the 
t =thickness, t, through the density, d, of the film material by 
2-fd 
The required thickness of a film will depend on the application and the 
method of bonding to be used. ECI specifies a minimum thickness of 
2500 A when thermocompression bonds will be made to the films. See 
Data Sheet 2.3-8. 
After the substrates are allowed to cool below 100 degrees C, they 
are removed from the evaporator and marked for identification. The 
identification code allows the substrate to be traced to the particular 
evaporation run and system in which the film was deposited. The 
freshly deposited substrates are then stored in precleaned plastic 
boxes ready for the next process. See Figure 2-8 for the Deposition 
Log Control Sheet. 
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DATA SHEET 2 3-1 
PROCESS STEP Deionized Water Rinse 
Barnstead Deionized Water Rinse Stations (3) 
DESCRIPTION OF PROCEDURE A Barnstead #D0809 Mixed Resin 
Cartridge is used as a prefilter and ion exchange column to provide 
deionized water for routine rinsing. Parts to be rinsed are held in a 
container or holder and deionized running water is continually flushed 
over the part. 
FREQUENCY OF TEST. N/A 
SAMPLE SIZE. N/A 
MEASURING INSTRUMENT. The cartridge lifetime is indicated by a 
lamp which glows when the water resistivity drops to 50,000 a. 
ACCURACY IN PERCENT Qualitative 
LIMITS OR TOLERANCES A minimum of approximately 50,000a water. 
DATA RECORDING METHODS N/A 
CALIBRATION PROCEDURE" N/A 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Cartridge is re­
placed. 
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DATA SHEET 2.3-2 
PROCESS STEP Delonized Water Rinse 
Millipore High Purity Water Rinse Station and Water Film Break Test 
DESCRIPTION OF PROCEDURE. Final cleaning of thin film substrates 
prior to thin film deposition is achieved by rinsing thoroughly in high 
purity water processed thru a Milhpore Super Q System. The system 
is a closed loop circulating type with a cascade rinse tank. The step is 
carried out at room temperature and follows a prerinse in dionized 
water. 
FREQUENCY OF TEST Continuous visual monitor of water break on 
substrate surfaces for each substrate batch processed. 
SAMPLE SIZE. 100% 
MEASURING INSTRUMENT: Millipore Meg-O-Meter in a Recirculat­
ing Super-Q high purity water system. Meter range is 0.5 to 18 meg­
than 1 micron and have a resistivity greater than 12 megohm-cm mini­
ohm-cm. 
ACCURACY IN PERCENT Meg-O-Meter is calibrated to ±5% of full 
scale. 
LIMITS OR TOLERANCES Water shall contain no particles greater 
mum. A resistivity of 1 megohm-cm at 250C is equivalent to less than
 
10 ppb of ionizable impurities.
 
DATA RECORDING METHODS- Visual observation of meter.
 
CALIBRATION PROCEDURE Annual check by calibration.
 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Cartridges are
 
changed and substrates must be recleaned.
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PROCESS STEP. Vacuum Deposition 
Thin Film Adhesion Test with Tensile Tester 
DESCRIPTION OF PROCEDURE Before any thin film substrate is cut 
to size it must be subj ected to an adhesion test. Three pieces of . 006 
gold wire are parallel gap welded to random unused areas of metal­
lization using estabhshed welding schedules which have been estab­
lished by isostrength diagram and certification. A custom designed 
ECI pull tester is employed and each wire is pulled past the breaking 
point at a rate of one inch per minute. 
FREQUENCY OF TEST. Three .006 gold wires for each thin film sub­
strate produced. 
SAMPLE SIZE. 100 percent. 
MEASURING INSTRUMENT. Scherr Tumico Gram Gage 
ACCURACY IN PERCENT ±i% for full length of scale on all scale 
heads. (0-15 gins, 10 to 100 gins, 15-150 gins, 25-250 gms) 
LIMITS OR TOLERANCES As a minimum the . 006 inch gold wire will 
yield at 75 grams or more when pulled normal to the substrate. 
DATA RECORDING METHODS Values are recorded in Engineering 
Log and kept as permanent record (QC Certification Records) 
CALIBRATION PROCEDURE- Calibrated quarterly by ECI Calibration 
Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED: Immediate cali­
bration or replacement. Substrate is rejected or submitted for MRB 
action. 
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DATA SHEET 2.3-4 
PROCESS STEP. Vacuum Deposition 
Weighing of Nichrome Evaporant 
DESCRIPTION OF PROCEDURE- Weigh evaporation charges on double 
pan balance. 
FREQUENCY OF TEST. As required.
 
SAMPLE SIZE' 100 percent.
 
MEASURING INSTRUMENT. Fisher Scientific Co. double pan balance.
 
ACCURACY IN PERCENT: Sensitivity to 0. 1 gram.
 
LIMITS OR TOLERANCES' 1.5 grams ± 0.1 grams 
DATA RECORDING METHODS' Go-no-go test without recording. 
CALIBRATION PROCEDURE- Balance is calibrated annually to second­
ary NBS standard. 
ACTION TAIEN IF TOLERANCES ARE EXCEEDED: Charge is re­
jected for use. 
2-33 
DATA SHEET 2.3-5 
PROCESS STEP Vacuum Deposition 
Veeco Vacuum System and Gages 
DESCRIPTION OF PROCEDURE A Veeco VE-776 High Volume Sys­
tem capable of 1 x 10-6 Torris used in this procedure. Vacuum is 
monitored with an ionization tube, located between the high vacuum valve 
and the diffusion pump, and is capable of measuring pressure in the 
10-10 Torr range. The thermocouple gage reads pressure in two areas 
of the vacuum system. 
FREQUENCY OF TEST. Monitor with all three sensors during every
 
evaporation cycle.
 
SAMPLE SIZE N/A 
MEASURING INSTRUMENT' Veeco Ionization Gage RGLL-7, Veeco 
Thermocouple Gage TG-7. 
ACCURACY IN PERCENT- Ionization Gage Controller is ±5% total on 
all ranges. Less than 1% drift for 50 hours on all pressure ranges 
greater than i0 - 1 0 Torr after warmup. 
LIMITS OR TOLERANCES Evaporation may not procede above 5 x 
10- 5 Torr. 
DATA RECORDING METHODS- Readings are recorded on Deposition 
Log Sheet accompanying each pump down. 
CALIBRATION PROCEDURE Units are calibrated semiannually by 
ECI Calibration Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED: Immediate test 
and repair of equipment where required. Substrates are rejected or 
subnntted for MRB action. 
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DATA SHEET 2.3-6 
PROCESS STEP Vacuum Deposition 
Electron Beam System Veeco 776 
DESCRIPTION OF PROCEDURE- The E-Beam gun provides a heat 
source for the evaporation of nichrome and aluminum. A preevapora­
tion cycle is used in order to purify or outgas the material to be evap­
orated. This is accomplished by heating the material at a lower temp­
erature than that required for evaporation. Monitors for thickness and 
conductance are used to determine amounts of metal evaporated during 
the evaporation cycle. 
FREQUENCY OF TEST- The E-IBeam gun is used twice during each 
evaporation cycle. 
SAMPLE SIZE- N/A 
MEASURING INSTRUMENT: A wattmeter which measures in KW the 
total power output of the VEB-6 Electron Gun. 
ACCURACY IN PERCENT ±0. i% over full range 
LIMITS OR TOLERANCES Nichrome limits will be specified depend­
ing on the resistance needed. Conductors shall be from 2500 A to 6000 A 
thick. 
DATA RECORDING METHODS- The Deposition Log Sheet accompany­
ing each pump down contains space for aluminum thickness and monitor 
resistance value as well as E-Beam Power. 
CALIBRATION PROCEDURE Test equipment is calibrated semiannu­
ally by the ECI Calibration Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Immediate check 
and repair of defective part. Substrates may be scrapped or submitted 
for MRB action. 
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DATA SHEET 2.3-7 
PROCESS STEP. Vacuum Deposition 
Sheet Resistance Film Monitor 
DESCRIPTION OF PROCEDURE The Bendix Model RM-4 thin film 
conductance rate monitor provides continuous measurement of conduc­
tive films being deposited in the high vacuum system. 
FREQUENCY OF TEST Conductance rate monitor is utilized during 
every evaporation cycle. 
SAMPLE SIZE. Varies with number of substrates per batch. 
MEASURING INSTRUMENT. The Bendix Model RM-4 Conductance 
Bridge has two d'Arsonnal panel- mounted meters for measuring per­
centage of desired conductance and the rate of change of conductance. 
ACCURACY IN PERCENT* ±1% from 1000 to 10 Mega. 
LIMITS OR TOLERANCES Depends on desired sheet resistivity. 
DATA RECORDING METHODS All resistance measurements are re­
corded on Deposition Log Sheet. 
CALIBRATION PROCEDURE* Semiannually calibrated by ECI Cali­
bration Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Substrate may 
be processed before scrapping or MRB action to determine actual sheet 
resistance. 
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DATA SHEET 2.3-8 
PROCESS STEP* Vacuum Deposition 
Conductor Film Thickness Monitor 
DESCRIPTION OF PROCEDURE: To monitor thickness the Sloan DTM-3 
employs a sensor head consisting of a 5 MHz quartz crystal oscillator in­
stalled in the vacuum, facing and exposed to the source. As the evaporant
builds upon the surface of the crystal its frequency changes. This chang­
ing frequency is compared against a tunable reference oscillator in the 
control unit. The beat frequency is converted to a dc signal and displayed 
on a panel meter. 
FREQUENCY OF TEST. Once during each evaporation cycle. 
SAMPLE SIZE. Varies with number of substrates per batch. 
MEASURING INSTRUMENT- Sloan DTM-3 unit. 
ACCURACY IN PERCENT. Frequency to 2% of full scale. Stability for 
one hour is ±30 parts per mllion. 
0 
LIMITS OR TOLERANCES. Monitor to specified value between 2500A 
o
and 6000A. 
DATA RECORDING METHODS. Data recorded on Deposition Log Sheet 
every pump down. 
CALIBRATION PROCEDURE Calibrated semiannually by ECI Calibra­
tion Department. 
ACTION TAKEN IF TOLERANCES ARE EXPECTED. Immediate cah­
bration or repair where necessary. Substrates may be rejected or sub­
mitted for MRB action. 
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RUN #
 
EXPERIMENT_
 
1. 	 SUBSTRATE TYPE 
2. 	 MONITOR SIZE 
3. 	 ROTATION 
4. 	 R MONITOR 
5. 	 HEATER 
6. 	 HEAT SOAK TIME 
7. 	 PREEVAP. TIME 
8. 	 E. B. POWER 
9. 	 DEPOSITION TIME 
10. 	 E. B. POWER 
11. 	 NICHROME BEHAVIOR 
12. 	 MAX PRESSURE 
13. 	 THICKNESS MONITOR 
14. 	 CONDUCTOR 
15. 	 DEPOSITION TIME 
16. 	 MAX PRESSURE 
17. 	 E. B. POWER 
18. 	 PRE ANNEAL RESIS-
TANCE % TO NOMINAL 
19. 	 POST BAKE RESISTANCE 
% TO NOMINAL 
20. 	 AVERAGE TCR 
COMMENTS-
ACTUAL CONDUCTOR THICKNESS 
FIGURE 2-8. BATCH PROCESSOR RUN PROFILE 
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2.4 Photoetching. Microlithographic techniques using both positive or 
negative photoresists can be utilized in the delineation of circuit patterns 
for most thin film systems. The photoresist is applied to the deposited 
substrate and dried prior to exposure. The resist is exposed through a 
mask with the proper light source and the exposed pattern is developed 
and stabilized prior to film etching. 
2.4.1 Photoresist Application. Many controls and guidelines must be 
followed to achieve an acceptable pattern. The photoresist must have a 
consistent viscosity such that the thickness is repeatable from one ap­
plication to the next. The most accepted method of applying the photo­
resist is to spin the substrate to obtain a uniform layer. The speed and 
time of the spin affect the thickness of the photoresist. ECI controls the 
viscosity of KTFR to 60 ±10 centipoise by diluting the concentrated photo­
resist with KTFR thinner. The mixture is filtered through a 1.5 micron 
filter and stored in a clean amber bottle for a maximum of three days. 
Spin speed and the quantity of photoresist are dependent upon the size of 
the substrate to be coated. These controls are given in Data Sheet 2.4-1. 
2.4.2 Exposure and Development. The exposure time depends on resist 
thickness, light intensity and type of photoresist. Typical exposures 
using an ultraviolet source with an intensity of 70 ±15 units will be 20 
seconds. These are relative values and must be determned for each 
thickness. ECI uses a UV monitor to control the exposure source as 
described in Data Sheet 2.4-2. 
Stoddard solvent or KTFR Developer is used to develop the pattern by 
spray developing for 30 seconds minimum. The development process 
is followed by a spray rinse to remove any residue. The substrate is 
then blown off with dry nitrogen. Substrates with an image acceptable 
for etching are placed in an uncovered petri dish and stabilized for 20 
minutes at a tefmperature of 1600 ±100 C. 
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2.4. 3 Etching. Etching solutions are selected depending on the re­
quired line resolution. Some etchants, while fast and adequate for wide 
lines, may cause severe undercutting for narrow lines. Some etchants 
may retard or passivate remaining films making it very difficult or im­
possible to complete further processing. Control of the etching process 
begins by requiring fresh solutions to be prepared at least once a week. 
The aluminum etchant is usually a sodium hydroxide solution that is 
prepared by diluting a saturated solution of sodium hydroxide to 15 per­
cent by volume with denneralized water. Etching is carried out by agi­
tating a substrate in the solution held at 500C for approximately one 
minute. The nichrome etchant is prepared by mixing 12 grams of 
cerium sulfate, 20 ml of nitric acid and 180 ml of demineralized water. 
With the solution at 65 0 C the etch time is approximately 30 seconds. 
Controls on the concentration, time and temperature of the etching 
solutions are maintained with simple laboratory equipment such as 
graduated cylinders, stop watches, and mercury bulb thermometers. 
The final and most important control on the photoresist and etching 
process is the visual inspection of the completed substrate. 
2.4.4 Resistor Stabilization and Measurement. The thin film resis­
tors must be annealed and passivated to achieve highly stable resistors 
with acceptable TCR values. A mchrome resistor film can be stabi­
lized by annealing at 350 0 C for 1 hour and achieve TCR's of 25 ±25 
PPM/°C. 
After stabilization the resistor values are within 10 percent of final 
values and typically they are within 5 percent of final values. For re­
sistors requiring closer tolerances, there are means to adjust the 
value by using trim bars or mechanical scribing. 
Two-point probes and multi- point probes are generally used to meas­
ure resistor values where contact resistance can be ignored. When 
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resistor values are low enough or have close enough tolerances where 
contact resistance is important, a four-point probe system is used for 
testing. All values of resistors are read and recorded for reference 
on a data sheet as shown in Figure 2-9. The resistance changes dur­
ing the stabilization (passivation) bake and the TCR of the nichrone 
resistors are two important parameters that are used to continuously 
monitor the resistor film deposition process. Any marked change in 
either parameter is an indication that the deposition process deviated 
during a run. A digital ohmmeter as described in Data Sheet 2.4-3 is 
used to measure values and TCR measurements are made as outlined 
in Data Sheet 2.4-4. 
The size of most microcircuits allows many such circuits to be pro­
duced on the same substrate. When resistor testing is complete the 
circuits are separated into individual circuits by diamond-scribe saw­
ing or by fracturing prescribed substrates. The separated circuits are 
placed in a precleaned plastic box for storage. 
2.4.5 Inspection Criteria. 
Adhesion Test. A minimum of three 0. 006-inch diameter wires 
are bonded to the periphery area or monitor strip on each substrate 
per ECI Specification 49-00177. Pull tests of the bonds shall meet the 
requirements of ECI Specification 49-00177 using the Chatillon Var-
Speed Motorized Stage. Data is recorded on the Bond Verification 
Chart shown in Figure 2-15. 
Surface Quality. An acceptable thin film having a thickness less 
than 10,000 Angstroms deposited on a glazed substrate will appear as 
a polished reflective surface and not frosty or grainy. Metalhzation 
deposited on an unglazed substrate will have a smooth and uniform ap­
pearance. 
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Defects. Defects, as defined in this specification, include pin­
holes, porosity, cracks and scratches. Each processed substrate will 
be examined utilizing a minimum of 30X magnification. 
Foreign Material. Conductive foreign material embedded in the 
metallization shall be rejected. Conductive foreign material is de­
fined as any opaque substance that is alien to the process requirements. 
Loose surface material shall be removed. Conductive foreign material 
from any cause in excess of 0. 003 inch in any dimension shall be cause 
for rejection. 
Thin filmed surfaces containing evidence of splatter, watermarks and 
blisters, or foreign material imbedded in the film are unacceptable, 
unless defect area is isolated from active circuitry. 
Scratches and Voids. Metallization scratches and voids are ac­
ceptable, with the following exceptions. 
a. A scratch or void in any circuit metallization which reduces 
the conductor line to less than 50 percent of the minimum design cross­
section. Areas reduced to beyond 50 percent may be acceptable by 
MRB action providing the remaining circuitry of the defect area shall 
afford maximum continuous operating current flow at a temperature 
rise in the conductor of 20°C (680F) above ambient room temperature 
with a safety factor of 50 percent. 
b. Any scratch or void in the metallization, under the dielectric 
isolation area of a capacitor or crossover. 
c. A scratch or void in the bonding metalization if more than 
1/2 of the bond area is isolated from the conductor. 
Poor Adhesion. Poor adhesion may be evidenced by the presence 
of blisters, excessive ragged edges, discoloration or disfiguration. 
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Clearance. Minimum spacing between any metallization and an 
edge of the substrate shall be 0. 010 inch unless the substrate is to be 
mounted in card guides, in which case clearance between metallization 
and the edge of the guide shall be 0.010 inch minimum. 
Any crack in the substrate that exceeds 0. 003 inch in length and is di­
rected toward a circuit area, metallization, or bond shall be cause for 
rejection. Any crack within any active area shall also be cause for re­
j ection. 
Chips. Chips or other such breaks in substrate material shall be 
considered voids if they fall within the active circuit paths. Chips are 
considered particles if they fall outside of the active circuit paths. Re­
ject a chip covering greater than 50 percent of the spacing between ac­
tive circuit paths, an edge chip encroaching into active circuit paths, 
or any chip exceeding 1/16 inch m its major axis. 
Minimum conductor design width shall be 0. 002 inch unless otherwise 
dictated by design. 
Physical Dimensions. The substrates shall be examnned to veri­
fy that the physical dimensions are as specified on the drill and trim 
drawings. Hole sizes shall be measured on the metallized side of the 
substrate, which shall exhibit the smallest diameter of the tapered hole. 
Inspection is performed at a magnification of 30X using specular il­
lunnation impinging at various angles. 
Deposition Log - Verification. Quality Assurance will ensure 
that the process data recorded is accurate and traceable to each sub­
strate deposition. Data validation shall be evidenced by placement of 
the inspectors in-process stamp on the log sheet. 
Records. Daily inspection records are kept in the appropriate 
Microelectronics Notebook, Adhesion Bond Sample Record, or Pro­
duction, Inspection and Test (PIT) tag. 
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DATA SHEET 2.4-1
 
PROCESS STEP. Subtractive Etching 
Photoresist Spin Coating 
DESCRIPTION OF PROCEDURE. A variable speed automatically timed 
spinner is used to apply photo resist to substrate material. A spin speed 
of 1500 RPM is used when applying photoresist to glazed surfaces. For 
unglazed surfaces a speed of 1000 RPM is used. The spin time is adjust­
able and preset at 30 seconds. A vacuum hold-down is provided for sub­
strate mounting. 
FREQUENCY OF TEST. Unit is used for all applications of photoresist 
as required. 
SAMPLE SIZE. N/A 
MEASURING INSTRUMENT- The Headway Corp. motor control unit con­
tains a tachometer indicator and automatic timer. 
ACCURACY IN PERCENT. Barring operator error, meter should be ac­
curate for its full range of 500 to 9500 RPM within ±5%. 
LIMITS OR TOLERANCES Spin speed variable from 500 to 10,000 
RPM. Timer range is 5 to 120 seconds. Either 1000 or 1500 RPM for 
30 seconds is normally used. 
DATA RECORDING METHODS N/A. 
CALIBRATION PROCEDURE" Calibrated sen'annually by ECI Calibra­
tion Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED- Immediate repair 
in case of any malfunction. If resist coating appears to be abnormal, it 
can be stripped and recoated. 
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DATA SHEET 2.4-2 
PROCESS STEP* Subtractive Etching 
Ultraviolet Exposure Meter 
DESCRIPTION OF PROCEDURE Before exposing a photoresist coated 
substrate to a high intensity lamp, the probe of the UV Exposure meter 
is placed on the substrate holder. On the X5 scale a reading of 60 
should be obtained. 
FREQUENCY OF TEST. Once before UV lamp is used or each half 
shift. 
SAMPLE SIZE. N/A 
MEASURING INSTRUMENT. International Light UV intensity meter. 
ACCURACY IN PERCENT. After standard reading is adopted, meter 
should hold to within ±2% at that range. 
LIMITS OR TOLERANCES Distance and size of light source is constant. 
UV source will vary with age, but standard reading of 60 on X5 scale is 
minimum. 
DATA RECORDING METHODS. No record kept. 
CALIBRATION PROCEDURE. None required. 
ACTION TAIEN IF TOLERANCES ARE EXCEEDED. Immediate repair 
or replacement of mercury bulb (UV source) as necessary. 
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DATA SHEET 2.4-3 
PROCESS STEP Photoetching 
Thin Film Resistor Measurements 
DESCRIPTION OF PROCEDURE" The value of each thin film resistor 
is recorded both before and after annealing. Single point probes over 
a moving (x axis) platform ensure a minmum of scratching on circuit suf­
face The combination digital voltmeter NLS-X2 and NLS Model 2504 
Data Printer are used to obtain and record resistor values. 
FREQUENCY OF TEST Every resistor produced under contract is 
measured with this equipment. 
SAMPLE SIZE 100%. 
MEASURING INSTRUMENT. Nonlinear Systems X-2 Digital Voltmeter 
NLS Model 2504 Data Printer. 
ACCURACY IN PERCENT: Voltmeter ±0. 01% of full scale ±0. 02% of 
reading. 
LIMITS OR TOLERANCES. Voltmeter. ±9. 999 ±99.99 ±999.9 with 
20% over range on the two lower ranges. Resistor values to tolerances 
specified by contract. 
DATA RECORDING METHODS- Information obtained from Digital Volt­
meter is printed out on the Data Printer and retained along with a data 
sheet for that particular substrate. 
CALIBRATION PROCEDURE Calibrated semiannually by ECI Calibra­
tion Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Immediate cah­
bration or repair as required. Substrates with out of tolerance resistors 
are either rejected or submitted for MRB action. 
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CKT NAME SUB. NO. 
CIKT NO. MONITOR VALUE 
NO. CKTS ON SUB NiCr DEPOSITION TIME 
1st ETCH AVERAGE BAKE % 
2nd ETCH AVERAGE TC IN PPM/C 0 
RESISTOR TRIM & ETCH SIZE & DRILL 
COMMENTS 
INITIAL POST T.C. FINAL 
R VALUE BAKE R 150o 25 0 C R PPM TEST 
FIGURE 2-9. 
1 
2-47 
DATA SHEET 2.4-4
 
PROCESS STEP. Photoetching
 
Thin Film Resistor Measurements (TCR)
 
DESCRIPTION OF PROCEDURE After annealing, all circuits are sub­
jected to a TCR measurement as follows­
(a) 	 Measure resistance at room temperature and record, 
(b) 	 Measure resistance at +1500C (use ECI hot plate and Harrel Tem­
perature Controller), and record, 
(c) 	 Remeasure resistance at room temperature and record. Use the 
formula to calculate the temperature coefficient of resistance for-R 
R0 AT
 
each resistor.
 
FREQUENCY OF TEST. Selected resistors with a minimum of one per 
circuit. 
SAMPLE SIZE. Approximately 20%. 
MEASURING INSTRUMENT. NLS -X2 Digital Voltmeter, NLS Model 
2504 Data Printer, Harrel Temperature Controller. 
ACCURACY IN PERCENT Harrel . 01% full scale from -100OF to 5000F 
Voltmeter ±0. 01% of full scale ±0. 02% of reading. 
LIMITS OR TOLERANCES TCR Specification is 25 PPM/C ±25 PPM/ 0 C. 
DATA RECORDING METHODS All data is printed out on the NLS 2504 
Printer tape and attached to data sheets. 
CALIBRATION PROCEDURE: All equipment is calibrated seniannu­
ally by ECI Calibration Department. 
ACTION TAIEN IF TOLERANCES ARE EXCEEDED. Immediate repair 
or calibration. Any discrepant TCR readings would cause circuit units 
to be rejected or submitted for MRB action. 
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DATA SHEET 2.4-5 
PROCESS STEP. Vacuum Deposition and Photoetching 
Inspection Equipment 
DESCRIPTION OF PROCEDURE Visual and mechanical inspection of 
thin film substrates in accordance with the blueprint and Quality Control 
Instruction 171. 000 Section 9.02 and appropriate ECI 49-.document. 
FREQUENCY OF TEST All substrates inspected. 
SAMPLE SIZE 100% 
MEASURING INSTRUMENT­
(1) 	 Nikon "S" Microscope - Magnification with 10X eyepiece 30X, 50X, 
100X, and 400X. Backlighting provisions. Vernier X & Y carriage with 
milhmeter provisions. Micrometer height adjust knob - 1 chv. = 
.002 MM. 
(2) 	 Nikon comparator 1OX - 31X - 100X Magnification with 2" x 4"X-Y 
micrometer stage . 0001 per division and 3600 turntable calibrated 
to 2 minutes. 
(3) 	 Chatillon Vari-speed Motorized Tension and Compression 
Tester. Selection of scales from 0 - 25 lbs and 0 - 1000 grams. 
ACCURACY IN PERCENT 
(1) 	 Accuracy is within a division of the instrument. 
(2) 	 Accuracy is within a division of the instrument. 
(3) 	 0.5% of full scale. 
LIMITS OR TOLERANCES As required by customer's specifications, 
drawings, and/or inspection instructions. 
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DATA SHEET 2.4-5 (Cont) 
DATA RECORDING METHODS: Daily Microelectronics inspection records. 
Production Inspection Test (PIT) Tag. Adhesion Bond Sample Record. 
CALIBRATION PROCEDURE Instruments calibrated in accordance with 
the specified calibration schedule ECI Procedure 171. 000 section 10. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Rejected substrates 
are returned for rework, repair, or scrapped, after MRB action. 
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2. 5 Thick Film Deposition. The same basic objective applies to thick 
film deposition control that was stated for the case of thin film. Empha­
sis is placed on testing different physical properties since each process 
has different characteristics. Thick film substrate fabrication is not as 
critically dependent upon clean room conditions as that of thin film and 
monolithic circuit fabrication. Clean room conditions are maintained, 
however, to satisfy contract requirements. The most critical functions 
dependent upon clean room conditions are screen fabrication and actual 
screen printing prior to firing operations. 
Before use in circuit fabrication, conductive paste materials are evalu­
ated for resistivity and adhesion characteristics. Evaluation is required 
for each new lot of paste materials received. Resistivity of the conductor 
material is determined by screening and firing using a monitor pattern. 
Fired material must show sheet resistivity as applicable per contract 
requirements or per vendor specification. Also, adhesion samples are 
required to be made on a weekly basis. 
Adhesion of conductor material is determined as follows­
a. Screen and fire a solder pad adhesion monitor pattern. 
b. Solder attach a minimum of ten tinned-copper No. 26 AWG 
bus wires.
 
c. Pull test at 90' to monitor pattern surface using a suitable 
pull-tester. See Data Sheet 2.5-1 and Figure 2-10 for Quality Control 
sheet. 
2. 5.1 Screen Fabrication. Screens are selected for the mesh and material 
appropriate to the required circuit line width, thickness and spacing. The 
screen is trimmed and installed on a stretcher frame for stretching, with 
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screen strands positioned parallel to the stretcher straight edges. 
Printing frames are oriented to present as nearly as possible a 450 dif­
ference between the screen mesh axes and the printing frame sides. 
The prepared precast print frame is set up with the screen side down 
against the clean glossy surface of a sheet of acetate positioned on the 
top surface of a plexiglass plate. A small quantity of the prepared 
emulsion is squeezed onto the screen surface. Fifteen minutes mini­
mum drying time is allowed at room ambient and then a second coat of 
emulsion is applied. Coated screens are exposed and developed within 
16 hours after being coated. The acetate sheet is not removed until 
immediately prior to the printing exposure operation. All processes 
involving photosensitive materials are performed under "Photographic­
safe" light conditions. 
The finished screen must be capable of producing screened circuits of 
clean delineation, and must be free of pin-holes, flakes, and other con­
tammation or surface irregularities as observed under 30X magnification. 
2.5.2 Substrate Preparation. The substrates to be processed are 
cleaned in liquid detergent and tap water. They are then rinsed in flow­
ing nonrecirculated water and blown dry with a jet of nitrogen (at no 
more than 50 PSIG) directed across the surface of substrate. Cleaned 
substrates are stored in appropriate enclosed containers that are non­
deleterious to subsequent processing. Containers are cleaned prior to 
use. 
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Appropriate printing frames are installed in the holder and aligned to 
achieve proper screen registration with the substrate. The vertical 
spacing between the screen and the substrate is adjusted for precise 
parallel alignment. The spacing between screen and substrate is ad­
justed to approximately 0. 025 inch for a first trial run. 
2.5. 3 Screen and Fire Operations. All paste materials are well 
stirred immediately prior to use with a stainless steel spatula. Stirred 
jars of paste are stored on a 450 active mixer that is rotating at one to 
three RPH When preparing blends of pastes, to achieve intermediate 
resistance values for example, the following procedure is used­
a. Each jar of paste must be stirred thoroughly before the re­
quired amount of paste is removed. 
b. When a small amount of one paste is to be blended with a 
larger amount of another paste, a comparable volume of the larger 
should be added to the smaller one and then stirred for a minimum of 
5 mnutes. 
c. Subsequently, the remaining amount of material is added in 
small increments and stirred to uniformity after each addition until the 
blending has been completed. 
d. When intermediate resistor values are to be obtained it is 
desired to blend adjacent resistance value compositions in the series 
rather than those which are separated over a wide range. 
The paste of the highest firing temperature is selected for first screen­
ing application. The printer is cycled to produce a sample deposition of 
material and adjusted as required until proper screening is accomplished. 
An adequate supply of paste is maintained on the screen to ensure com­
plete screening of circuits. All substrates after printing are dried under 
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radiant heat at 1250 ±150C (2570 ±270 F) for 15 minutes minimum pri­
or to firing, depending upon the characteristics of the paste material 
applied. 
Substrates are placed on the conveyor belt of a continuous belt furnace 
for the appropriate firing cycle. Belt speed and temperature profile 
programs are in accordance with established optimum criteria for the 
various paste materials to be processed. Precise firing cycle data is 
recorded for each production run of deliverable substrates. Temper­
ature profiles are maintained within ±50C. The rates of temperature 
rise and temperature fall ahead of and following the firing level are 
within 300 to 700C per minute. It is desirable for a given profile, that 
control be held to within ±50C per minute along the rising segment of 
the profile. See Data Sheet 2.5-2. 
2.5.4 Resistor Trim. Prior to trimming, the resistors have been 
established as being within the required trim range. The substrate is 
placed on platform in the trim station so that the resistor is centered 
beneath the abrasive nozzle. The resistance bridge monitor probes are 
lowered to make contact with the resistor terminals. The bridge is 
adjusted to the required resistance, and the nozzle movement speed 
control adjusted for the desired feed. When the programed resistance 
value is obtained, the bridge will cut off the abrasive flow automati­
cally. See Data Sheet 2.5-3 describing the trimming station. 
2.5.5 Final Processing. Unless otherwise specified, sizing of thick 
film substrates shall be performed before resistors have been trimmed. 
The sizing tool is a sharp tip diamond scribe whlch is positioned in the 
sizing fixture approximately 100 from the vertical, with the slope in the 
direction of scribe movement. With substrate held firmly in position 
the scribe carriage is pushed across the substrate surface. The sub­
strate is placed with scribed side down (circuit side up) on approximately 
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0. 125 inch foam rubber pad on the breaking fixture platform. The 
movable jaw is lowered onto the substrate until the substrate snaps. 
Following the breaking operation should any surface require rework, 
the function is performed using a diamond abrasive disc. 
In prototype quantities, if holes are required, they are drilled using an 
abrasive air stream. The substrate is placed on a drilling platform in 
the abrasion station and aligned by use of a cross-hair cursor. With 
substrate held firmly in position, the abrasive stream is actuated until 
the hole is enlarged to its required size. See Data Sheet 2.5-4. 
To ensure even tinning and minimum amalgamation of conductor 
material, thick film conductor pad areas to be tinned are cleaned. A 
stick eraser is applied by hand with a light burnishing action until the 
conductor pad exhibits a slight metallic luster. Residue is removed 
with solvent. After soldering, flux or any entrapped residue is re­
moved from solder area with cotton swabs saturated in solvent. 
2.5.6 Inspection Criteria. 
Film Thickness. Conductive circuit films shall evidence rela­
tive uniformity in thickness. Noticeable thin areas which reduce the 
effective cross-sectional area by more than 50 percent shall be rejected. 
Severe surface scratches in metallization shall be cause for rejection. 
Conductive line resistance of a fired circuit shall not exceed the follow­
ing resistivities: 
Conductive 49­00174 Maximum Sheet 
Paste Material Dash No. Resistivity 
Gold 
Palladium/Gold 
-001 
-002 
& -010 0.03 ohms/square 
0. 3 ohms/square 
Blend 
-009 0.1 ohms/square 
Dielectric films shall be evaluated by electrical test. 
2-55 
Process Log Verification. Inspection will ensure that the process 
data record is accurate for each production run. Daily Inspection Rec­
ord "Microelectronics," Solder Adhesion Test Record and Substrate 
Inspection Tag are used to document the inspection and testing of the 
thick film substrate. 
Foreign Materials. Conductive foreign material embedded in the 
metallization or dielectnc shall be rejected. Conductive foreign ma­
terial is defined as any opaque substance that is alien to process re­
quirements. Loose surface material shall be removed. 
Conductive foreign material from any cause in excess of 0. 003 inch in 
any dimension shall be cause for rejection. Conductive material shall 
not reduce the clearance between circuit paths by more than 25 percent 
of the design clearance. 
Chips. Chips or other such breaks in substrate material shall 
be considered voids if they fall within the circuit paths. Chips are 
considered particles if they fall outside of the circuit paths. 
A chip covering greater than 50 percent of the spacing between circuit 
paths shall be cause for rejection. Any edge chip encroaching into 
circuit paths shall be cause for rejection and any chip exceeding 1/16 
inch in its major axis shall be cause for rejection. 
Adhesion Testing of Thick Film. Adhesion samples are made 
weekly. These solder pad adhesion monitor patterns are submitted 
for pull testing. 
Minimum acceptable pull strength shall be 1/4 pound for pad size of 
0. 050 x 0. 100 inch. The pull test shall be done at 900 to monitor pat­
tern surface using the Chatillon pull-tester. The rate of pull shall 
not exceed 1 linear inch per rmnute. 
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Visual Inspection. Each substrate shall be examined after firing, 
using a minimum of 30X magnification. This will serve to verify the 
integrity of the screen as well as the printing process. 
a. Circuit line width shall not exceed 150 percent, nor be less than 
75 percent of that registered on the photographic film from which the 
screen was made. 
b. Conductor design width shall be 0. 005 inch minimum unless 
otherwise dictated by design. Spacing between fired circuit paths shall 
not be less than 0. 003 inch. 
Minimum spacing between any metallization and an edge of the substrate 
shall be 0. 010 inch unless the substrate is to be mounted in card guides 
in which case clearance between metallization and the edge of the guide 
shall be 0. 010 inch. 
c. Registration between successive layers of deposition shall be 
adequate to ensure electrical continuity or dielectric integrity, as intended. 
d. Defects such as edge indentation, pin-holes, blisters, or other 
voids are acceptable in conductor paths as long as line width is not re­
duced beyond 50 percent of cross-section. Pad area must afford adequate 
area for bonding. Metallization shall evidence no contamination or non­
uniformity when viewed under 50X magnification. 
e. Areas reduced to beyond 50 percent may be acceptable by MRB 
action providing the remaining circuitry of the defect area shall afford 
maximum continuous operating current flow at a temperature rise in the 
conductor of 20'C (360F) above ambient room temperature with a safety 
factor of 50 percent. 
f. Dielectric films in all cases shall overlap metallization films 
by at least 0. 005 inch. Any voids, bubbles, or holes in areas isolating 
conductor crossovers shall be cause for rejection. 
g. Any crack in the substrate that exceeds 0. 003 inch in length and 
directed toward a circuit area, metallization or bond shall be cause for re­
jection. 	Any crack within any deposited area shall be cause for rejection. 
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TO: Thick Film Department
 
FROM: Engineering Quality Control
 
DATE:
 
REP: 49-00174
 
In Accordance With ECI Process Specification 49-00174 Thick Film,
 
Screening Process, Microelectronics Paragraph 3.5.1. It Is
 
Requested You Submit One Sample On Solder Pad Adhesion Monitor
 
Patterns To Engineering Q.C. For Testing Per Paragraph 3.1.1.2.
 
Engineering Q.C. (Dept 650)
 
TO BE FILLED IN BY THICK FILM DEPARTMENT
 
Type of Paste: Paste Lot No.
 
P.O. Date Fired:
 
Firing Lot No.
 
Firing Temp. 0F
 
-No .. Test Value No Test Value... Failure Mode Pu]1 Failure Moder 
1 Lbs. 6 Lbs. 
2 Lbs. 7 Lbs. 
3 Lbs. 8 Lbs. 
Lbs. 9Ls
 
~jjbs.j 0_ OLs.J 
MINIMUM PULL STRENGTH REQUIRED .25 POUNDS 
Accept: _ _Re3ect: -_-Rjc 
-, By Stamp:Date Tested: -... 
NOTE: A Completed Copy To Be Forwarded To Thick Fi m Department2_58 
EQC: 080 2/10/69 FIGURE 2-10. 
L 
DATA SHEET 2.5-1 
1 
PROCESS STEP. Thick Film Deposition 
Conductor Adhesion Test 
DESCRIPTION OF PROCEDURE. An ECI No. X324 test pattern is screened 
and fired with the metallization being used at the time of test. After fir­
ing, the substrate is inspected and 10 #26 gage wires are soldered to 
each pad. These wires are pull tested on an ECI pull tester. Readings 
must'be 1/4 pound minimum but average greater than five pounds. 
FREQUENCY OF TEST. Weekly and receipt of new shipment of paste. 
SAMPLE SIZE Varies, approximately 10%. 
MEASURING INSTRUMENT. ECI pull tester with Hunter Spring Gage. 
ACCURACY IN PERCENT Spring gage .05% over full scale. 
LIMITS OR TOLERANCES Average must be greater than 5 lbs with a 
minimum of 1/4 lb. 
DATA RECORDING METHODS Entered in log book and kept as perman­
ent ECI record. 
CALIBRATION PROCEDURE' Pull tester is calibrated semiannually by 
ECI Calibration Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Immediate search 
of process, humidity, etc. , for cause. First suspect is equipment, then 
material, then process. Calibrate or repair where necessary. Paste may 
be rejected. 
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DATA SHEET 2.5-2
 
PROCESS STEP, Thick Film Deposition 
Belt Furnaces and Controllers 
DESCRIPTION OF PROCEDURE During the thick film process, each 
layer must be sequentially fired at a controlled temperature profile. A 
standard profile is run a minimum of once every six months and belt 
speed is checked. 
FREQUENCY OF TEST: Controllers are monitored once for each 
firing of a thick film layer. 
SAMPLE SIZE- N/A 
MEASURING INSTRUMENT Honeywell Controllers on Trent & Watkins 
Johnson furnaces. A Texas Instruments Chart Recorder and high tem­
perature thermocouple for profile. 
ACCURACY IN PERCENT WJ furnace will hold to ±1 degree F. 
Trent will hold to ±5 degrees F. 
LIMITS OR TOLERANCES- Speed - WJ and Trent to 4 inches per 
minute. Temperature ±50C. 
DATA RECORDING METHODS. A Data Control Sheet for each substrate 
contains its furnace profile. 
CALIBRATION PROCEDURE. Standard semiannual ECI procedure. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Immediate repair 
or calibration as required. Substrates may be rejected or submitted for 
MRB action. 
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DATA SHEET 2.5-3 
PROCESS STEP. Thick Film Deposition 
Resistor Trim Measurements 
DESCRIPTION OF PROCEDURE: Upon finishing a thick film resistor, 
where initial test warrants trimming, the apparatus is preset to the re­
sistor final value. The resistor is cut with air abrasive in the proper 
manner until the preset value is reached (value increase only). Equip­
ment shuts off automatically when preset value is obtained. 
FREQUENCY OF TEST All resistors. 
SAMPLE SIZE: 100o%. 
MEASURING INSTRUMENT DeHart resistor trimmer with SS White 
Air Abrasive Generator and Boonton Nulling Bridge. 
ACCURACY IN PERCENT: Boonton Bridge is ±0. 1% over entire range. 
LIMITS OR TOLERANCES- All resistors usually trimmed within 0.5%. 
DATA RECORDING METHODS Data Sheet for each substrate. Readings 
recorded in a go/no-go procedure. 
CALIBRATION PROCEDURE: Calibrated senannually or upon mal­
function. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Immediate cahbra­
tion or repair. Substrates may be rejected or submitted for MRB action. 
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DATA SHEET 2.5-4 
PROCESS STEP Thick Film Deposition 
Abrasive Jet Machining of Ceramic Substrates 
DESCRIPTION OF PROCEDURE Hole is drilled from the opposite side 
of substrate by high pressure fine spray of abrasive material. Spray is 
automatically interrupted to prevent buildup of abrasive material in hole. 
FREQUENCY OF TEST. N/A
 
SAMPLE SIZE N/A
 
MEASURING INSTRUMENT. Nikon Comparator.
 
ACCURACY IN PERCENT- True position within .002 inch.
 
LIMITS OR TOLERANCES Hole sizes range from. 003 to . 005 inches.
 
DATA RECORDING METHODS: N/A
 
CALIBRATION PROCEDURE None required.
 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Immediate repair 
or replacement of equipment. Substrate may be rejected or submitted for 
MRB action. 
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DATA SHEET 2.5-5 
PROCESS STEP- Thick Film Deposition 
Inspection Criteria 
DESCRIPTION OF PROCEDURE. Visual and mechanical inspection of 
thick film substrates in accordance with blueprint and Quality Control 
Instruction 171. 000 section 9.02 and appropriate ECI 49-document. 
FREQUENCY OF TEST: All substrates inspected. 
SAMPLE SIZE: 100%. 
MEASURING INSTRUMENT 
(1) 	 Baush & Lomb Stereo Microscope 7X to 120X Magnification equipped 
with reticle, dimensions in . 001 inch. 
(2) 	 Dial Verniers 
(3) 	 Nikon Comparator lOX - 31X - 100X Magnification with 2" x 4" X and Y 
micrometer stage - . 0001 per division, and 3600 turntable calibrated 
to 2 minutes. 
(4) 	 Chatillon Vari-Speed Motorized Stage Tension and compression 
Tester. Selection of scales from 0 - 25 lbs and 0 - 1000 grams. 
ACCURACY IN PERCENT 
(1) 	Accuracy is within dimensions of the instrument. 
(2) 
(3) 
(4) 	 0.5% of full scale. 
LIMITS OR TOLERANCES As required by customer. 
DATA RECORDING METHODS- Daily inspection records, 
Solder Adhesion Test Record, Substrate Inspection Tag. 
CALIBRATION PROCEDURE Instruments calibrated in accordance with 
the specified calibration schedule ECI Procedure 171. 000 section 10. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Rejected substrates 
are returned for rework or repair, or scrapped after MRB action. 
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2. 6 Discrete Component Assembly. Before assembly can begin, complete 
detailed assembly drawings must be provided which include drawings of 
carriers and devices to be used. ECI presently has carrier device draw­
ings which show mechanical data as well as electrical test data. Elec­
trical wire bonding information and chip geometry are also included. At 
the substrate level, other pertinent information is necessary. Location 
of discrete components, their orientation and wire bonding scheme must 
be clearly presented. ECI assembly drawings include components and 
are normally lOX final module size. Assembly drawings also indicate 
the types of interconnect material to be used, its quality specification, 
the type of bond to be made and its appropriate specification. Adhesive 
compounds and their application are also called out including both com­
ponent-to- substrate and substrate- to-header mounting. Assembly draw­
ings specify such items as parts list data, electrical schematic docu­
mentation, and next assembly information. If any necessary dimensions 
are required for specific item location, these are also included. Subas­
sembly drawings are oriented to the same type of specific information. 
Only the chip-m-carrier method of hybrid assembly is utilized for high 
reliability microcircuits. This approach also incorporates the concept 
of repairability to the individual component level. In some cases devices 
are not available in carrier form or the vendor does not meet the desired 
quality standards, therefore, ECI has developed assembly procedures for 
attaching active devices to ceramic carriers. 
The metallized terminal pad area of a carrier must be at least 5 mils 
square and 150 micro-inch thick and be capable of being bonded by 
thermocompression, ultrasonic or parallel-gap bonding techniques us­
ing 0. 001 inch or larger nominal diameter gold or aluminum wire. 
LIDS that are used in a solder assembly must be capable of accepting 
solder and have protection for the device during soldering operations. 
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Assembly drawings for direct die attachment, include such necessary 
information as device type, location, orientation, and wire bonding 
scheme. Detailed drawings of the devices, their geometry, and physi­
cal size are utilized. The bonding technique to be used is also stated 
on the assembly drawing. 
2. 6.1 Semiconductor Die Bonding. ECI has used devices which have 
complex back metallization systems. The preference is for chips with 
gold metallization on the backside since it simplifies bonding techniques 
and it more compatible with gold metallization systems. The use of 
gold/silicon preforms is quite common; however, and bonding schedules 
using them have been developed. Conductive epoxy has also been evalu­
ated and is avoided whenever possible. 
ECI uses a K&S Model 4221 ultrasonic bonder with a Buyfield generator 
and transducer. The generator has the capability of sweeping a 2 KC 
range superimposed on the resonant frequency during the bonding process. 
In addition, a die brazing bonding plate has been designed and fabricated 
in order to improve thermal contact between the heated stage and the sub­
strate to be bonded. The heated stage and temperature controller have 
been specially designed such that precise temperature controls can be 
exercised. Temperature control has been found to be the most important 
parameter during die attachment. See Data Sheet 2.6-1 and Quality 
Control form for Data Collection Figure 2-11. 
Rework of eutectic bonded chips is difficult. It can be accomplished at 
elevated temperatures, however, if the heat is carefully controlled. 
Special equipment is necessary and previous bonding methods must be 
considered. It is also necessary to remove wire bonds and their frag­
ments for rebonding purposes. 
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2.6.2 Adhesive Bonding of Discrete Components. Discrete component 
attachment is usually accomplished by adhesive bonding. Carrier de­
vices are generally adhesive bonded except when soldering of the LID 
type carrier is used. Adhesive bonding of carrier devices and ceramic 
capacitors has been thoroughly evaluated at ECI over the past years 
demonstrating that excellent shear strengths and bond reliability can be 
achieved. Two part epoxy systems must be carefully weighed and mixed 
in order to obtain repeatable results. Curing temperatures and times 
must also be controlled. Mixing containers should be clean and nn­
mum quantities of adhesives to be mixed must be specified. Pot life of 
each adhesive compound determines how long a given quantity can be 
used during assembly. To minimize errors in mixing bonding with 
single part frozen adhesives is utilized. These adhesives are contained 
in small tubes and are kept frozen at specified temperatures until needed. 
Qualification of an adhesive for discrete component bonding is accom­
plished by subjecting the adhesive to the following environmental condi­
tions 
a. Moisture Resistance in accordance with MIL-STD-202C, Test 
Method 106C except as follows 
1. Device shall be exposed to a minimum of three 16-hour 
cycle tests. 
2. Step 7a of Test Method 106C shall not apply. 
3. No polarizing voltage shall be used. 
b. Thermal Shock. The device shall be subjected to sudden tem­
perature extremes for a total of 15 cycles. One cycle covers specified 
exposure to both high and low temperatures as follows 
1. High temperature 125 0 C for 5 minutes maximum. 
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2. Low temperature -550C for 5 minutes maximum. 
3. Transfer time of 10 seconds maximum in all cases. 
Sample bond testing is also required. A representative test specimen 
is provided for each individual mixture of adhesive to be used in produc­
tion bonding. The test specimen consists of a mimmum of 5 dummy 
carriers and/or chip capacitors bonded to a substrate of the same ma­
terial specification. Failure for a sample bond is sufficient cause to 
reject the lot. Figure 2-12 is the required control form for data collec­
tion. 
Extensive evaluation of adhesives has been conducted at ECI as related 
to film corrosion and contamination. When two adjacent conductor lines 
with a potential difference between them have been coated with an adhe­
sive, corrosion of the metallization can occur. Contamination which 
interferes with interconnect wire bonding has also been investigated and 
controls have been established. To eliminate potential epoxy corrosion 
and contamination, ECI has generated a design specification which is 
summarized in Section 2. 2. 
Prior to discrete component adhesive bonding to substrates, it is nec­
essary that a cleaning procedure be used. Cleaning solutions and appro­
priate rinse systems are specified as well as drying techniques. 
Orientation of components to be adhesive bonded is accomplished by first 
positioning all components on the substrate to ensure proper fit and 
clearance. A component is removed from the substrate or mounting de­
vice and the adhesive compound is applied to the bonding area of the 
component with an appropriate tool. The component is carefully repo­
sitioned on the substrate in its proper location and orientation. Pressure 
is applied to the component using the pickup instrument to ensure the 
formation of a fillet as previously described. The specification also 
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cautions that adhesive compounds will not be allowed to contaminate cir­
cuitry or semiconductor chip or electrical bond areas. When all com­
ponents have been bonded, the substrate assembly is placed in an oven 
for the specified cure cycle. After curing, the assembly is removed 
and allowed to self-cool to ambient temperature. The unit is then stored 
in a covered plastic or glass container that is nondeleterious. These 
containers are cleaned prior to use according to a written specification. 
If inert atmospheres are required for storage, this is also specified. 
Cleaning procedures have also been developed for use after adhesive 
bonding and just prior to interconnect bonding. Special solutions are 
necessary such that epoxy degradation does not occur. Very slight 
contamination can interfere with thermocompression or ultrasonic 
interconnect bonding. 
ECI specifications also include repair procedures for adhesive-mounted 
devices. Repair procedures involve the heating of the component to be 
removed with a heated tool with only that amount of heat necessary to 
soften the adhesive applied. The heat is not applied directly to the sub­
strate or semincoductor device. When the epoxy adhesive has softened, 
a slight shearing force is applied to the carrier or chip capacitor and 
the component is then lifted from its mounting surface. The adhesive 
residue is removed from the bonding surface using specifically designed 
tools. Occasionally a heated stage with a flatpack or header holding 
fixture is used to apply heat during component removal. 
After the component is removed and the substrate cleaned, a new com­
ponent may be adhesive bonded as previously described. The original 
wire bonds that were removed before component removal will then 
necessarily be replaced using standard procedures. Bonding pads are 
designed to afford thermocompression bonding rework so that new bonds 
are never made over existing bonds. 
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2.6. 3 Final Assembly. Substrate-to-package mounting at ECI is accom­
plished using epoxy adhesives with the adhesive most commonly used be­
ing TC-1520. This adhesive is purchased as either a two-part system or 
as a single part frozen material which is cured at 1250C for a nmnimum 
of 15 minutes. Both substrates and package bonding surfaces must be 
free of contamination before adhesives are applied. The type of epoxy 
adhesive used for substrate-to-package ,mounting is also dependent upon 
the type of material and/or plating to which the substrate is to be bonded. 
2.6.4 Inspection Criteria. Visual inspection is performed at a magni­
fication of 30X minimum and 60X maximum. Higher magnification can 
be used for verification of questionable areas. 
Die Bonding by Ultrasonic or Manual Means. 
a. The die shall be flat against its mounting surface and prop­
erly oriented. 
b. The die shall be positioned on the carrier so that the availa­
ble wire bonding area free of eutectic material is 0. 010 inch minimum, 
or such that it will accept two double-stitch bonds without interference. 
c. There shall be no voids in the eutectic flow around the die 
periphery exceeding 20 percent of the periphery. 
d. All eutectic material shall show evidence of wetting. There 
shall be no slag (dross due to oxidation) or cold (frosty) gold eutectic 
seen around the die or on the mounting surface. 
e. Eutectic flow on top of chip shall be cause for rejection. Ex­
cessive eutectic material outside of wetted area which may break away 
and become loose particles shall be cause for rejection, unless such 
particles can be removed without damage to the device. 
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f. Sample bond testing shall be performed. Three acceptable 
samples shall be prepared prior to each production shift. One additional 
sample shall be prepared and tested following each ten production bonds. 
Chips and carriers rejected for other than mechanical defects may be 
used for this purpose. Testing will be accomplished by shear testing. 
Production shall not start until a satisfactory sample has been produced. 
Failure of a representative sample shall be sufficient cause to reject 
the 10 bonds made immediately prior to the sample bond, when shear 
tested per item g. 
g. Shear testing shall be by application of force against the 
side of a chip in a direction parallel with the surface of the substrate. 
The force shall be applied at a rate not exceeding one inch per minute. 
Failure of a sample bond at less than 400 psi shall be sufficient cause 
for rejection. Data is recorded on Chip-to-Carrier Adhesive Test 
Sampling Form, Figure 2-11. 
h. When it has been demonstrated that the manufacturing 
processes have been brought under control (acceptance of five conse­
cutive lots) the frequency of sampling may be reduced in accordance 
with acceptable Quality Control procedures to a minimum of one test 
sample for each group of 50 bonds produced. Rejection of any reduced 
sampling lot will automatically revert sampling back to tightened sam­
pling in accordance with step f. 
Adhesive Bonding 
a. The component shall be mounted flat to the surface of the 
substrate or mounting device. 
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b. The adhesive shall exhibit sufficient flow so that adhesive 
is visible at the edge of the bonded component. The fillet shall not extend 
more than 0. 020 inch beyond any edge but may extend beyond bonding area 
provided extension of adhesive is not detrimental to electrical bonding 
area or circuit performance. 
c. Bubbles and/or voids in the adhesive shall not occupy more 
than 20 percent of the periphery. 
d. A representative test specimen shall be provided for each 
individual mixture of adhesive used in production bonding. The test 
specimen shall contain a minimum of five dummy carriers and/or 
capacitor chips bonded to a substrate of the same material specifica­
tion. The test specimen shall be cured concurrent with the production 
units. Each bond on the specimen shall be shear tested by application 
of force against the side of a carrier or capacitor, in a direction paral­
lel with the surface of the substrate. The force shall be applied at a rate 
not exceeding one inch per minute. Failure of a sample bond at less 
than 400 psi shall be sufficient cause to reject the lot. Visual examina­
tion, for evidence of separation and presence of adhesive in eutectic 
or electrical bond areas will be performed at 30X magnification minimum. 
Any evidence of separation or presence of adhesive in eutectic of elec­
trical bond areas shall be cause for rejection. Data is recorded on Ad­
hesive Bond Sampling Form, Figure 2-12. 
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QC DATA SHEET
 
CHIP TO CARRIER ADHESION TEST SAMPLING
 
PER SHIFT PRODUCTION SAMPLING
 
DATE PART NO. QTY. THREE SAMPLES ONE PER TEN ONE PER FIFTY
 
-- 7
 
NOTE: Minimum requirement 400 P.S.I. -Area x 400 =Minimum Requirement
 
QC 0541 10/70 FIGURE 2-11 27
 
DATA SHEET 2.6-1 
PROCESS STEP. Discrete Component Assembly 
Die Bonding Evaluation 
DESCRIPTION OF PROCEDURE: Shear testing is used for verifica­
tion of eutectic bond strength. Semiconductor chips are subjected to 
a shear test using a special ECI built test fixture. Unit under test is 
forcibly sheared from its mounting. The pressure required is recorded 
and must meet the standard pressure listed for that particular type item. 
FREQUENCY OF TEST Ten dummy mountings are sheared at the start 
of any die bonding run. Sampling of five pieces for every 50 thereafter 
until job is completed. 
SAMPLE SIZE: See MIL-STD-883. 
MEASURING INSTRUMENT: Chatillon Gages 
ACCURACY IN PERCENT. Gages ±2% full scale on all ranges. 
LIMITS OR TOLERANCES 400 PSI minimum. Failure is indicated 
by fracture of silicon chip. 
DATA RECORDING METHODS Permanent log book record for all 
shear tests. 
CALIBRATION PROCEDURE. Calibrated standard ECI quarterly cah­
bration procedure. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED- Immediate repair 
or calibration as required. Carrier devices are rejected or submitted 
for MRB action. 
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DATA SHEET 2.6-2
 
PROCESS STEP Discrete Component Assembly 
Adhesive Bonding Evaluation 
DESCRIPTION OF PROCEDURE- Adhesive used is Ablestick 450 epoxy 
in frozen tube. Epoxy is applied to component and component is placed 
in position on the substrate. Five sample bonds are made and shear 
tested by QC for each epoxy batch. 
FREQUENCY OF TEST: Every half shift. 
SAMPLE SIZE: Five pieces per epoxy batch and/or every half shift. 
Varies with circuits processed. 
MEASURING INSTRUMENT. Chatillon gages.
 
ACCURACY IN PERCENT Gages are ±2% full scale on all ranges.
 
LIMITS OR TOLERANCES 400 PSI innimum.
 
DATA RECORDING METHODS Permanent logbook record for all 
shear tests. 
CALIBRATION PROCEDURE: Calibrated quarterly, standard ECI Cali­
bration Procedure. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED: Immediate repair 
or calibration as required. Defective bonds may be cause for substrate 
rejection after MRB action. 
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ADHESIVE BOND SAMPLES
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PROCESS STEP. Discrete Component Assembly 
Inspection Criteria 
DESCRIPTION OF PROCEDURE: Visual inspection of the thick or thin 
film substrate after component bonding in accordance with the blueprint 
and Quality Control Instruction 171. 000 Section 9. 02 and appropriate 
ECI 49- document. 
FREQUENCY OF TEST All substrates inspected. 
SAMPLE SIZE: 100%. 
MEASURING INSTRUMENT: 
1. 	 Bausch and Lamb Stereo Microscope 7X to 120X Magnification 
equipped with reticle, dimensions in. 001 inch. 
2. 	 Chatillon Varl-Speed Motorized Stage, Compression and Tension 
Tester. Selection of scales from 0-25 lbs and 0-1000 grams. 
ACCURACY IN PERCENT- Accuracy is within divisions of the instru­
ment (2) or 0.5% full scale. 
LIMITS OR TOLERANCES. As required by customer specifications, 
drawings, and/or inspection instructions. 
DATA RECORDING METHODS. Daily inspection records. Microelec­
tronics Adhesive Bond Sample Record, Production Inspection Test (PIT) 
Tag, Chip-to-Carrier Adhesion Test Sampling Form. 
CALIBRATION PROCEDURE. Instruments calibrated in accordance with 
the specified calibration schedule ECI Procedure 171. 000 Section 10. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED: Rejected bonds are 
returned for rework or repair. Substrate may be scrapped after MRB 
action. 
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2.7 Electrical Lead Bonding. Interconnect bonding to ceramic carriers, 
chip capacitors, and semiconductor chips is accomplished using thermo­
compression nailhead and stitch bonding. Power supply, bonder head, tip 
holder configuration, and tip design have been characterized thoroughly 
in past years. ECI uses pulsed tip thermocompression bonders (see Data 
Sheet 2.7-1) thereby eliminating continuous tip heating problems such as 
encountered in bonding gold wire to aluminum device pads which may 
cause intermetallic bond degradation. Tip temperatures and force settings 
are monitored at various periods of the working day. Bond samples are 
also made and tested by Quality Control personnel. Prior to production 
bonding, an iso-strength diagram is prepared for each type of bond and 
the applicable process required. 
2.7.1 Bonding Controls. The iso-strength diagram is a graphical repre­
sentation expressing the average strength of the bond as a function of tip 
temperature/energy and pressure as shown in Figure 2-13. Completed 
diagrams exhibit the parameters that are most suitable for producing 
optimum bonds using specific materials with process repeatability. The 
iso-strength diagram includes the materials to be bonded, size, tip con­
figuration and composition, tip cleaning method and frequency, cleaning 
procedures for material to be bonded, tip temperature (energy)and force 
settings required for obtaining optimum parameters and bonder manufac­
turer, model, and serial number. For each type bond, a minimum of 52 
samples are produced at the optimum settings selected from the iso­
strength diagram. See Figure 2-14 for Qualification Sheet. Fifty of these 
samples are pull-tested normal to the bonded surface at a linear velocity 
not exceeding one inch per minute The remaining two bond samples are 
subjected to metallurgical examination. During the pull-testing of nail­
head or stitch bonds, should the bond fail prior to breakage of the wire, 
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the bond is unsatisfactory. The strength of bonds is required to be no less 
than 60 percent of the ultimate yield strength of the wire for wire less than 0. 005 
inch. When an iso-strength diagram set of conditions has been accepted, 
each additional bond station must then be qualified by preparing 20 bonds 
that meet the above criteria. Requalification of a bond station may be 
required when equipment has been placed on a different primary power 
source, major maintenance is performed on any element of the system, 
or if daily process control samples do not comply with the requirements 
of the initial iso-strength diagram. 
Process control regulations require that five samples each of the mini­
mum-maximum bonding station parameters shall be prepared that are 
representative of the material, type of bond and the equipment used. A 
Bond Verification Chart, Figure 2-15, is used for data collection. These 
samples must be furnished based on the following factors. 
a. At the beginning of each shift 
b. At hall-shift intervals 
c. New machine installed or replacement of capillary tip 
d. Use of a new spool of wire 
e. Following a misfire or no bond condition. 
It is also required that bonder mechanism interconnections be examined 
for cleanliness and tightness at the beginning of each shift. The above 
requirements are mandatory so that reliable, reproducible bonds may 
be obtained at all times. 
Normally, nailhead bonds are bonded to substrate metallization while 
stitch or wedge bonding is accomplished to discrete components such as 
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on carriers or capacitors. It is required that the capillary tip used for 
stitch and nailhead bonds be securely held perpendicular to the substrate 
surface. Capillary tips and wires are not touched with unprotected fingers 
since contamination may result. Nailhead and stitch bonds have been used 
to bond various types of films some of which are thin film aluminum and 
gold, thick film gold and palladium-gold, and gold plating over various 
submetallizations. Normally 0. 001 inch gold wire is used for intercon­
nections except when bonding semiconductor device pads which require 
a smaller wire. 
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DATA SHEET 2.7-1 
PROCESS STEP: Electrical Lead Bonding
 
Thermocompression Bonding of Fine Wire Leads
 
DESCRIPTION OF PROCEDURE" Cold stage pulse tip bonding is car­
ried out in a manner similar to machine welding. Fine gold wire is fed
 
through a capillary tip that is held between two electrodes and can be
 
positioned from point-to-point. In the region where pressure and heat
 
are applied, diffusion takes place. When the wire run is completed a
 
flame cutoff severs the wire and leaves a pigtail which is removed by
 
the operator.
 
FREQUENCY OF TEST: Every half-shift after weld schedule is es­
tablished.
 
SAMPLE SIZE. Five samples every half-shift.
 
MEASURING INSTRUMENT. Weltec Model 10A Power Supply controls
 
augmented by calibrated thermocouple and ammeter on power supply
 
output.
 
ACCURACY IN PERCENT- Tip temperature reproducible within ±100C.
 
LIMITS OR TOLERANCES, Shear strength must be 60% of tensile
 
strength of wire as a minimum or value specified on iso-strength diagram.
 
DATA RECORDING METHODS. Sample information is recorded on QC
 
Bond Verification Chart. Visual observation of meters during normal
 
bonding.
 
CALIBRATION PROCEDURE: Calibrated quarterly by ECI Calibra­
tion Department.
 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Immediate cah­
bration or repair as required. Substrate or carrier devices may be re­
jected or submitted for MRB action.
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Company Electronic Communications, Inc. 
Department 
WELD POWER SUPPLY 
Manufacturer 
Model No. 
Serial No. 
Type of Bond 
Technician 
Inspector 
Welding Supv. 
WELD HEAD 
Manufacturer 
Model No. 
Serial No. 
Bond Station No. 
PREDOMINANT FAILURE 
CW (Center Wire) 
FA (F]m Ado 'cionj 
CB Cj(ompIeIte laond) 
BE (Pond E61me) 
BF jPulk P3Im)
S (qub-tate) 
BW (fulk Wire) 
ELECTRODES OR CAPILLARY (UPPER) 
Material 
Tip Size Radius 
Tip No. Polarity
P.O. included AngleVendor 
" I --I---
....... 
-I1!I 
' 
iISUBSTRATE-j ....... 
-
Material 
Venor 
Tens.Str.p.._ __ 
Size 
edr-
Melt*vendoro __[__ 
-
- - -I~f . ....  i_ ....-.. . .. 
~-r 
- I I 
I 
C) 
r -
WTRE (LOWER) 
Material _____Size 
Tens. Str. Melt 
P.O. VendorELCRD(LOWER) 
-
1 
f4 J 
Lpt 
I 
-
IL . -
--
Vendor.No  
.Mtra 
_.0. 
Tip Size 
' -"-----_--LL_,_ 
___,_L-I' 
. 
CLEANING PROCEDURE 
I00 
j SELECTED WELD SCHEDULE -
j ISO- STRENGTH, DIAGRAM -NO.u. 
_FIGUE 213.•I 
DATE:IGURE"2-13"',.... .. 
- - - - - -- 
- ---- - -- - -- --
WELD SYSTEM QUALIFICATION FORM
 
POjT.R- SUPPLY HEAD ISO-STRENG'niH DIM-GR-A 
Mfr. , Mfr. _ No. _ _ __ 
Mocel .... . .. Model- - -- BOND STATION _ 
Ser.No. Ser No __-
MATERIALS ELECTRODES
 
Upper Upper Tip Size Polarity
 
Tensil Str._ ...... Lower Tip Size Polarity_ 
Lower Other __ ___ 
Tensil Str. ..
 
"CIh,rracrur S tren9Th / - - vj-actuce StrI.g 
=, Inpector 
_ 
-­i I I 
' I I 
--
1 
0 - * I fSI 
1 V 
........ . '. .1I0 
__ 
R = F 2 
of t I O 7 ibo 
Iq - ----I 
-.-0 x -I~ -IG IE I28 
Stengh 0% f te ulimae yeldstrngt 
___eIeks re r7 ga m mu o 0 2X00 F,__God___o 
NOTEo th Thbons sallbe 

Date-mn i . .........Time-,...... .. Counter Read,ng_,_ - T-eme -.. .... Counter, Readng x 
Bond Station # Settings - 70V, TAP 3, 80 grams Settings - 70V, TAP 3, 80 grams 
Power Supply # TEMP. CURRENT TEMP. CURRENT 
Bonding Head # 
Wire Type 
Size 
1. 
2. 
3. 
4. 
5. 
1. 
2. 
3. 
4. 
5. 
1. 
2. 
3. 
4. 
5. 
1. 
2. 
3. 
4. 
5. 
P.O. # 
Tnsl Str. Mmn. Bond Sch# Bond Type Bond Sch# Bond 
Type 
Tip # 
Material 
1. 
Material 
1. 
Holder #_2. 
COMMENTS: 
3. 
4. 
5. 
Average 
Accept 
Reject 
2. 
3. 
4. 
5. 
Average 
Accept 
Reject 
Bond Sch# Bond Type Bond Sch# Bond Type 
Material Material 
1. 
2. 
3. 
4. 
5. 
Average. 
Accept 
Reject 
1. 
2. 
3. 
4. 
5. 
Average 
Accept 
Reject 
Circuits Bonded S/N Operator No. Circuits Bonded S/N Operator No. 
05. 
1. 
2. 
3. 
4. 
6. 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
10. 
FIGURE 2-15. BOND VERIFICATION CHART 
7. 
8. 
9'. 
D. 
2. 8 Preseal Visual Inspection 
2. 8. 1 Thick Film Solder Joints. Each solder joint shall be thoroughly 
inspected utilizing a minimum of 3X magnification. Questionable solder 
joints shall be reexamined using higher magnification. 
Lead Damage
 
The following are cause for rejection
 
a. Leads which have stress risers (sharp corners or notches) 
due to cutting, nicking or scraping, such as to expose the base metal 
b. Indentations (smooth depression) which reduce lead diameter 
by more than 10 percent 
c. Leads which terminate on a pad and extend through the board 
for a length less than the pad radius or more than the pad diameter 
d. Clinched leads which do not follow the direction of the cir­
cuit or which do not partially contact the circuit 
e. Clinched leads resulting in a reduction of the spacing between 
conductors to less than 25 percent of the designed clearance, but not less 
than 0. 003 inch clearance 
f. Solder joints which are rough and lusterless 
g. Solder joints which appear disturbed or stressed 
h. Connections which show embedment of lint, rosin, flux or 
other foreign material 
i. Cracked solder joints 
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j. Voids, such as pits and holes if located against a lead or if 
solder or good wetting is not visible at the bottom of the void 
k. Voids, such as pits and holes if the major axis of hole perim­
eter exceeds 0. 010 inch, or if there are more than three voids per joint 
1. Indentations (smooth depressions) which exhibit a granular 
appearance or any evidence of separation 
m. Joints which exhibit evidence of solder layering or stacking 
n. Dewetting of leads 
o. Dewetting of the pad/solder interface 
p. Solder fillet which does not cover at least 90 percent of 
the total pad periphery 
q. Solder splatter which overhangs the circuitry 
r. Solder splatter on circuit lines when there is no evidence 
of good wetting action 
s. Solder splatter on areas other than circuitry 
t. Clinched lead when contour of the heel (bend) of the lead 
is visible 
u. When a concave fillet exists between the lead and circuit path 
v. When the convex fillet of solder extends beyond the edge(s) 
of the circuit path 
w. Lifted pads or lines. 
The following may be accepted: 
a. Exposure of base material under indentations 
b. Leads which are flush to or as close as practical to the circuit 
provided that contact with at least one point of the circuit path is made 
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c. Indentations or contour changes due to cooling. 
d. Smooth depressions caused by conformal coating removal or
 
eraser tooling.
 
e. Layering between two or more adjacent joints. 
f. Clinched lead. 
g. Lead and circuit path. 
h. If no extension of solder beyond the edge(s) of the circuit 
path. 
Records are kept in Daily Inspection Records "Mhcroelectromcs", Thick 
Film Solder Adhesion Record, Bond Verification Chart, and Production 
Inspection and Test (PIT) Tag. 
2.8.2 Component Adhesive Bonds. See Section 2.6.4, Adhesive Bond­
ing. 
2.8.3 Thermocompression Bonds. 
Mechanical Criteria. 
Thermocompression wire and ribbon bond samples will be tested 
by vertical pull (90 degrees to the bonded surface). Linear velocity shall 
be constant and not exceed one inch per minute. 
During the pull testing, should the bond of a 0. 001 inch wire fail prior to 
breakage of the wire, the bond is unsatisfactory. The strength of bonds 
shall be no less than 60 percent of the minmum tensile strength of the 
wire as specified on the drawing for wire less than 0. 005 inch, and 0. 001 
by 0. 005 inch flat ribbon wire. The strength of a bond using 0.002 by 
0. 010 inch flat gold ribbon interconnect lead wire 0. 005 inch and greater 
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shall be a minimum of 75 grams. Pull strength shall be recorded on the 
Bond System Qualification Form. 
Variations in strength shall be calculated in accordance with the follow­
ing procedure. The standard deviation must be equal to or less than 10 
percent of the average ultimate strength of the qualification bond sample. 
Visual Criteria for Fine Wire 
All bonds shall be inspected at a magnification of 30X minimum 
and 60X maximum. Higher magnification can be used for verification 
of questionable areas. 
The following are cause for rejection 
a. Bonds placed so that separation between the bonds, or two 
different pad areas, or the bond and adjacent metallization is less than 
0.0005. 
b. A bond which has less than 50 percent placement on the bond­
ing pad. 
c. Bonding wires with different electrical potentials which come 
within two wire diameters or 2X ribbon thickness of the die or header 
without proper insulation. 
d. Broken wires.
 
e. Excessive wire slack which could result in shorts or wires 
which are higher than the package. 
f. Missing bonds. 
g. Pigtails which are longer than three wire diameters or 3X 
ribbon thickness. 
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h. Visible intermetallic formations such as purple plague 
around the periphery of the bond. 
i. Any lead winch exhibits a deformation, for example a nick, 
cut, crimp, etc. , reducing the wire more than 25 percent of its origi­
nal diameter or thickness. 
j. Any lifted bonds. 
k. Any bond that exhibits a crack in the bondment or adjacent 
to it. 
1. Any bond that exhibits pits in either of the materials being 
joined. 
m. Any bond in which holes or voids are evident. 
n. Any bond in which portions of the materials that were in con­
tact with electrodes exhibit fusion. 
o. An open bond. An open bond is one on winch a bond has been 
attempted but no bonding has occurred or in which a bond has been 
specified by a drawing but has been overlooked by the bonding machine 
operator. 
p. Any bond which has any portion of its wire periphery (pro­
jection thereof) outside the boundaries of the bonding pad. 
q. Bonds in which the termination at the ball shows nicking down 
to a diameter less than 75 percent of the original diameter. 
r. Any bond m winch its wire terminates outside the center 2/3 
area of its ball (ball bonds) when viewed from the top. The 2/3 area is 
defined by a concentric circle. 
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s. Bonding pads which show evidence of horizontal force when 
the bond was made. 
t. Ball bond diameters that are less than two wire diameters 
or greater than five wire diameters. 
u. Bonds which have less clearance than one wire diameter 
or 0. 003 inch whichever is smaller. 
v. Any unit which has bonds massing or which is not double or 
triple stitch bonded at the termination area. 
w. Any bond having a wire loop between stitch bonds greater 
than 4X wire diameter in height. 
x. Any stitch having the first bond over the edge of the termi­
nation area. Spacing between stitches measured from setdown-to­
setdown shall be between IX and 4X or wire diameter. 
y. Separation between adjacent wire stitch bonds shall be one 
wire diameter or 0. 003 inch, whichever is smaller. 
z. Typical wedge bonds shall be two diameters by five diame­
ters. Any wedge bonds that show gross differences to the typical wedge 
shall be rejected. Separation between bonds shall be specified. 
Visual Criteria for Parallel Gap Bonds 
a. Acceptable bonds shall exhibit a minimum of 10 percent for 
ribbon wire and 25 percent for round wire setdown in the preformed 
area (bond zone) on the upper workpiece. There shall be no evidence 
of pitting, cracking, or reduction more than 50 percent in the lead 
cross-section, and no evidence of heating or sticking in the electrode 
contact area. 
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b. Reject bonds on the same pad area which overlap. 
c. The leads shall be fully supported by the bond pad allowing a 
visible projection of the pad on both sides of the lead. These projec­
tions shall be nominally equal as determined by visual inspection. 
d. Leads shall be aligned so that the electrodes maintain con­
tact across the full width of the leads. Bonds indicating improper 
alignment shall be rejected. 
Records are kept in Daily Inspection Records "?hcroelectromcs, 
Bond Verification Chart, and Production Inspection and Test (PIT) Tag. 
2.6.4 Preseal Cleaning. Immediately prior to sealing, covers and 
flatpacks shall be cleaned as follows. 
a. Clean flatpack by swabbing seal area with special solvent 
cleaner, ECI 22-00314-001. 
b. Blow dry with nitrogen, ECI 22-00262-001 at not more than 
40 psig. Nozzle shall not be held closer than four (4) inches from cir­
cuitry. 
c. Examine at 30X minimum magnification for distortions of 
interconnects or contamination of circuitry and seal area. 
Records are kept in Daily Inspection Records "Microelectronics, 
and Production Inspection and Test (PIT) Tag. 
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DATA SHEET 2.8-1 
PROCESS STEP: Pre-Seal Visual Inspection 
DESCRIPTION OF PROCEDURE- Visual inspection of the thick or thin 
film substrate in the carrier or header immediately prior to sealing in 
accordance with Quality Control Instruction 171. 000 Section 9.02 and ap­
propriate ECI 49- document. 
FREQUENCY OF TEST: All assemblies inspected. 
SAMPLE SIZE: 100% inspection of all bonding and inspection of sub­
strate and carrier for cleanliness. 
MEASURING INSTRUMENT. Bausch & Lomb Stereo Microscope 7X to 
120X Magnification, equipped with reticle, dimensions in . 001 inch. 
ACCURACY IN PERCENT- Accuracy is within division of the instru­
ment. 
LIMITS OR TOLERANCES As required by customer specifications,
drawings, and/or inspection instructions. 
DATA RECORDING METHODS. Daily inspection records "Microelec­
tronics" Production Inspection and Test (PIT) Tag. 
CALIBRATION PROCEDURE Instruments calibrated in accordance 
with the specified calibration schedule, ECI Procedure 171. 000 Section 10. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Rejected assem­
blies are returned for rework, repair, or scrap after MRB action. 
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2. 9 Sealing. Package sealing at ECI involves several different methods 
which are dependent upon circuit application and requirements. The 
basic types of sealing high reliability microcircuits at ECI are 
a. Hermetic sealing using eutectic preforms 
b. Hermetic reflow solder sealing 
Package types include: 
a. All metal with glass around leads 
b. All ceramic 
c. Combination ceramic-metal. 
2. 9.1 Process Description. The most prevalent sealing method involves 
either eutectic preform or reflow solder sealing of various size flatpacks. 
Both manual and automatic sealing processes have been developed. 
Prior to sealing, a complete cleaning and preseal visual inspection is re­
quired of each package. Before flaipack tinning, an ultrasonic cleaning 
operation is required after which tinning is accomplished using a mildly 
activated flux (Kester 1544) and a solid core 63-37 solder (melting point 1800 C). 
For eutectic sealing, an 80-20 gold tin preform with a melting point of 
2800C is used. Removal of flux prior to sealing is important. Cleaning 
is accomplished with special solvents and thorough rinsing techniques 
followed by drying with dry nitrogen. 
A two-hour vacuum bake at 1250 C at greater than 25 inches mercury is re­
quired prior to sealing. Before the circuit is removed from the oven, the 
oven must be allowed to cool to less than 400C before the vacuum is released. 
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A nitrogen/helium dry box atmosphere must exist 30 minutes before sealing 
is accomplished. The helium must be approximately 25 percent of the ni­
trogen/helium atmosphere. The dry box exit water vapor is monitored and 
is not allowed to exceed 60 ppm during sealing operations. See Data 
Sheet 2.9-1. 
Other sealing requirements include hot plate temperatures, fixture align­
ment dimensions, time of direct contact heating, and forces to be used. 
Requirements for blow hole sealing without flux are also specified. Inspec­
tion criteria includes quantity of solder at the seal, position of cover on 
header and leaks that may be visually detected. Most flat pack style 
packages are sealed in a commercially available sealer. This equipment 
is described in Data Sheet 2. 9-2. 
Rework of sealed packages is accomplished on reflow solder sealed units 
only. This type of package can be opened, the assembly reworked, and 
the package resealed. Rework of the seal area is done in a dry box at­
mosphere using a heated tool. 
2. 9.2 Leak Testing. One ECI gross leak test consists of placing the mod­
ule or flat pack in a beaker of demineralized water at 900 ±5°C; the appearancE 
of gas bubbles from the package indicates a gross leak. If no bubbles ap­
pear from the package after a minimum of three minutes immersion, it 
is removed from the beaker and blown dry with a jet of dry nitrogen at 
not more than 40 psig. An alternative test using a fluorocarbon solvent 
is described in Data Sheet 2.9-3. 
Fine leak tests are performed in accordance with MIL-STD-202C, Method 
IV except upon completion of test procedure specimen shall not be checked 
for gross leaks. See Data Sheet 2.9-4. 
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2.9. 3 Inspection Criteria. The sealed assembly shall be examined to 
verify that the cover installation and the physical dimensions are as 
specified on the drawing. The surfaces of the assembly shall not be 
distorted (oil can bulge) during the sealing operation. 
a. 7X minimum magnification is used to visually inspect the
 
solder flow for an indication of proper sealing.
 
b. No holes shall be allowed. Any depression of the solder be­
tween mating surfaces shall not exceed half the thickness of the con­
taimer wall. 
c. There shall be no evidence of flux in the area. 
d. Radiographic inspection shall be used to verify seal integrity 
and absence of solder balls and other extraneous solder. 
e. Use 4X minimum magnification to examine the plating on the 
case. The plating shall exhibit a smooth and fine-grained surface con­
sistent with the surface characteristics of the base metal or underplate 
as well as cracks, blisters, peeling, foreign material and other defects 
which due to their degree, nature or extent detrimentally affect the 
suitability of the plating for its intended use. 
f. Exposure of lead base material through the plating finish in 
the area of 1/32-inch to 3/4-inch from the header or glass seal is not 
acceptable. 
g. Reject leads which have stress risers (sharp corners or 
notches) due to cutting, nicking or scraping such as to expose the 
base metal. 
h. Reject indentation (smooth depression which reduce lead di­
ameter by more than 10 percent). However, exposure of base material 
under indentation shall be acceptable. 
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i. Cracks observed in the glass seal area shall be rejected ex­
cept as noted below. 
Meniscus Cracks. Meniscus cracks are those cracks which lie in 
the raised portion of the glass bond about the lead, above the mounting 
plane of the header. This type of crack is acceptable as long as the bot­
tom of the crack is visible under 20X magnification. 
Thumbnail Cracks. This type is found around the outer edge of 
the glass seal. If the glass is removed, the cracked device will be 
accepted if the depth of the chip is estimated to be equal to 1/4 of the 
header thickness or less. 
j. A circumferential chip is a chip about the circumference of 
the glass region around the lead from which the glass portion of the 
seal has been broken. If the area of the void is estimated to be less 
than 1/4 the area of the glass region, or if the estimated depth is not 
more than 1/4 thickness of the header, the device will be accepted. 
k. Air bubbles in the glass region are acceptable, if the bubble 
does not exceed 1/4 the area of the glass region, and if the depth of the 
hole is visible under 20X magnification. 
Fine Leak Test 
a. Fine leak seal test shall be performed in accordance with 
MIL-STD-202C , Method 112A, Test Condition "C," Procedure IV ex­
cept upon completion of test procedure specimen shall not be checked 
'
for gross leaks per test condition "A" or "B. i Gross leak shall be per 
Section 2.9.2. 
b. A leak rate of helium as indicated on mass spectrometer leak 
detector (MSLD) machine that is no greater than fine leak rate specified 
for the part will be considered acceptable for hermetic seal. 
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c. The specimen under test shall be subjected to a pressure level 
of 1 x 10- 5 Torr maximum. The pressure level shall be maintained un­
til the leak indicator meter has stabilized. 
d. Perforation of the test specimen after mass spectrometer test 
shall not be required. 
e. In process or additional leak tests may be performed when 
necessary.
 
f. Where bomb pressures specified in MIL-STD-883, Method 1014 
exceed the package capability, alternate pressure and time (bomb and 
dwell) conditions may be used provided they satisfy the leak rate, pres­
sure, time relationships which apply, and provided no less than 15 psig 
bomb pressure is applied in any case. The maximum allowable leak 
rate shall be as specified for the part (Reference ECI 88-00003 or MIL­
STD-202 as applicable). In all cases, the product of the bombing pres­
sure as expressed in atmosphere and the bombing time as expressed in 
hours shall be no less than 12. 
Gross Leak. Fluorcarbon/reduced pressure method. Applicable 
to any hermetically sealed electronic device whose test specification 
reflects this method, or, in those occurrences where the specific test 
method is not delineated. The procedure is as follows. 
a. Assemble equipment. 
b. Adjust light source so as to shine through glass beaker to a 
dull nonreflective background. 
c. Prior to the start of each working day, degas the fluorocarbon 
indicating solution, ECI 22-00350-001. Degas at a pressure level of 0.1 
inch Hg maximum until no more bubbles appear or 20 minutes, whichever 
is greater. Use a test piece immersed in solution for this operation. 
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d. Adjust nitrogen supply, ECI 22-00262-001 to 4 to 6 psig. 
e. Switch solenoid valve to ON position. 
f. Connect device(s) to be tested to the suspension mechanism 
and adjust to hang vertically. 
g. Move piston shaft upward to immerse device(s) in indicating 
solution. Device(s) to be tested shall not make contact with glass 
beaker.
 
h. Place bell jar over mechanism and evacuate to maximum 
pressure level of 22 inches as read on the gage. 
i. Appearance of bubbles denotes a leaker. Note location of 
bubbles and the pressure level at which leakage was first evidenced. 
If no bubbles appear at 22 inches of Hg, the device is acceptable. (Leak 
rate of 1 x 10- 5 cc/sec. ) 
j. Turn off vacuum pump, and solenoid valve. Open nitrogen 
supply valve to piston slowly until device(s) is (are) in line with spray 
nozzle. 
k. Open vent valve to dry device with nitrogen while venting bell 
jar.
 
1. Remove tested device from suspension mechanism and mark 
any defective areas of device. 
Records are kept in the Daily Inspection Records 'Microelectron­
ics," Production Inspection and Test (PIT) Log, and Quality Assurance 
Laboratory Report. The QA Lab reports document the results of the 
fine and gross leak test. 
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Visual Inspection of Marking. 
a. Markings shall be free from ragged edges, wrinkles, scratches, 
unbalance of characters, and excess marking material. 
b. Illegible or incomplete markings shall be cause for rejection. 
c. Misalignment of marking is acceptable providing legibility is 
not affected. 
d. Foil plates shall show good adhesion, and there shall be no 
bubbles, raised portions or curling at the edges. Location shall be in 
accordance with applicable documents. 
Permanency of Marking. 
a. Markings shall be capable of withstanding, without becoming 
illegible, all the environments for which the assembly has been designed. 
b. Thoroughly cured markings shall not be removable by appli­
cation and stripping of masking tape conforming to MIL-T-21595. 
c. Markings which are flaking or otherwise showing evidence of 
permanency shall be cause for rejection. 
Test for Permanency - Standard Method. The following test shall be 
conducted at least once every three months of continuous production on 
five units selected at random from a production run. 
The samples shall be immersed for 15 minutes in Trichloroethylene 
ECI 22-00094-001. After immersion, the samples shall be rubbed brisk­
ly with a dry cloth five strokes in one direction followed by five strokes 
at right angles to the initial stroke. Marking must remain legible after 
this test. 
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DASH 

NO. 

-001 

-002 

-003 

-010 

-011 

-012 

-101 

-102 

-103 

-201 

-202 

MARKING
 
METHOD 

Stencil 

Stencil 

Stencil 

COLOR 

Black 

White 

Contrasting 

Rubber Stamping Black 

or White 

Printing Machine Contrasting 

Silk Screen Black
 
Silk Screen White 

Silk Screen Contrasting
 
Foil Plate Contrasting 

Foil Plate Contrasting 

TABLE 2-2. 
MATERIALS
 
Lacquer Per TT-L-58, Type II (Ref. 22-00014)
 
or
 
Enamel per TT-E-529 (Ref. ECI 22-00124)
 
or
 
Ink per TT-I-558 (Ref. ECI 22-00023) covered with
 
clear lacquer per TT-L-58 Type I (ECI 22-00014-001)
 
See 3.3.9
 
Ink, Marking, Component-Epoxy Fungus Resistant 
(Ref ECI 22-00346) 
Recommended cure: 2 hours at 125 C 
Ink, Silk Screen Process 22-00168
 
Foil Plateper ECI 48-00113, Pressure Sensitive
 
Adhesive per ECI 48-00112
 
Foil plate per ECI 48-00113
 
Adhesive per 22-00071-007.
 
DASH NUMBERS 
CD 
DATA SHEET 2.9-1 
PROCESS STEP Sealing 
Glove Box Sealer 
DESCRIPTION OF PROCEDURE A glove box provides an inert mois­
ture controlled work area. This work area is reached through ports to 
hermetically seal flat packages and header packages. All equipment 
necessary for sealing and repairing is contained in the closed box. Air 
locks are at both ends to provide access to the interior. A moisture 
analyzer is used to monitor water vapor in the gas exiting the glove box. 
FREQUENCY OF TEST N/A 
SAMPLE SIZE N/A 
MEASURING INSTRUMENT- Flow meters for helium and nitrogen, 
vacuum gages, a Harrel TE-16 Temperature Controller, a Digital 
Thermocouple for measuring heater block temperatures, and a Beckman 
moisture analyzer. 
ACCURACY IN PERCENT Beckman Model 97 Moisture Analyzer is 
±5%full scale on any range. 
LIMITS OR TOLERANCES Temperature ±50 C. 
DATA RECORDING METHODS All work follows a process control sheet 
for each different type package. 
CALIBRATION PROCEDURE- Calibrated quarterly by ECI Cahbration 
Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Immediate calibra­
tion or repair. 
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DATA SHEET 2.9-2
 
PROCESS STEP Sealing 
Flat Pack Sealer 
DESCRIPTION OF PROCEDURE" The Dix Flat Pack Sealer is a semi­
automatic sealer modified to accommodate packages 1/4 inch 
square to 2 inch square by one inch deep. Heat is applied to make a 
seal around the periphery of a package only. The substrate area temper­
ature does not exceed 104 0 C. When the seal area reaches the eutectic 
point reflow occurs. During the seal process a unit is evacuated and/or 
filled with inert gas. It then is vacuum pumped again and filled with 
hehum/mtrogen mixture for a leak rate test. 
FREQUENCY OF TEST- N/A 
SAMPLE SIZE- N/A 
MEASURING INSTRUMENT: Dix Sealer contains meters for helium, 
vacuum, nitrogen, temperature, gain control, annealing control, and 
pressure. The steps may be programmed so that the cycle is automatic. 
ACCURACY IN PERCENT. N/A 
LIMITS OR TOLERANCES Temperature controlled to ±1.0 degree C. 
DATA RECORDING METHODS All work recorded on process control 
sheet for each package. 
CALIBRATION PROCEDURE. Every 90 days by ECI Calibration De­
partment. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED Immediate re­
pair or calibration. 
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DATA SHEET 2.9-3 
PROCESS STEP: Sealing 
Gross Leak Test
 
DESCRIPTION OF PROCEDURE" Essentially this method involves evacu­
ating the test chamber rather than pressurizing it. The device under test 
is immersed in a container with fluorocarbon solvent and placed in a cham­
ber by standard vacuum techniques. Leaks are detected by bubbles in the 
fluorocarbon. The device is removed from the liquid prior to releasing 
the vacuum and is spin dried in nitrogen as the test chamber is vented 
FREQUENCY OF TEST. This test is performed on every sealed pack­
age produced within 4 hours after seal. 
SAMPLE SIZE 100%. 
MEASURING INSTRUMENT. Vacuum gage and calibration chart estab­
lished by using controlled (standard) leak. 
ACCURACY IN PERCENT. A sensitivity of 5 x 10 - 6 cc/sec can be 
achieved.
 
LIMITS OR TOLERANCES No visible bubbles. 
DATA RECORDING METHODS. Data sheet accompanies every flatpack 
and gross leak test results are recorded. 
C4LIBRATION PROCEDURE. Equipment is calibrated quarterly by 
ECI Calibration Department. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED: Immediate rework 
of package and re-test. If rework on seal is not possible, circuit must be 
removed and placed in a new package. 
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DATA SHEET 2 9-4 
PROCESS STEP Sealing 
Fine Leak Test 
DESCRIPTION OF PROCEDURE: Fine leak test is performed using 
a Veeco Model MS12ABP mass spectrometer type instrument Packages 
are sealed in a helium atmosphere. When placed in the MS12ABP and 
pumped down to I x i0-5 Torr any fine leaks willimmediately be indicated 
by the MS12ABP 
FREQUENCY OF TEST Test is performed once on every package. 
SAMPLE SIZE: 100%. 
MEASURING INSTRUMENT Model MS12ABP Veeco Mass Spectro­
meter Leak Detector. 
ACCURACY IN PERCENT: 5 x 10-12cc per sec. 
LIMITS OR TOLERANCES 5 x 10- cc/sec or as specified. 
DATA RECORDING METHODS On PIT tag. 
CALIBRATION PROCEDURE: MS12 is calibrated (tuned and peaked) 
before each run and the instrument is checked against a standard leak 
every three months minimum. 
ACTION TAKEN IF TOLERANCES ARE EXCEEDED. Package is re­
turned for repair or rework. It may also be submitted for MRB action. 
2-103 
2. 10 Electrical Test. In order to ensure proper electrical performance 
and to detect any abnormalities at-the, earliest stage inthe assembly of 
the hybrid microcircuit amnimum of three testing steps should be in7 
cluded; namely, (1) Pre-seal Testing, (2) Post-seal Testing, and (3) 
Final Product Acceptance Testing. The specific parameters to be veri­
fied during electrical testing should be available from the product speci­
fication, but in the cases where specific parameters are not available, 
ECI determines the critical parameters and notifies the contracting 
agency of the proposed test criteria. The test criteria includes func­
tional testing which can be implemented readily with a minimum of mon­
itoring equipment and yields sufficient evidence that an assembly and/or 
subassembly is operating properly. The final acceptance testing in­
cludes static, dynamic, and temperature testing (as required for product 
compliance) which is adequate to determine satisfactory circuit perform­
ance within all specified parameter limits. All electrical tests are per­
formed on 100 percent of the production lot. 
2. 10. 1 Seal Testing. At any point in the assembly where a discernible 
electrical function can be verified, a functional test is performed. Where 
more than one subassembly is used to produce a functional circuit, each 
subassembly is functionally tested (when practical) to expedite trouble­
shooting and to preclude further effort being expended on a defective as­
sembly. 
Test Area. Whenever possible, the pre-seal test area is located 
adjacent to the assembly area for efficient repairs and minimum handling 
of the unsealed assembly. If a clean room environment is not available, 
the tests must be performed in a larmnar flow bench. 
Test Equipment. For pre-seal testing a probe station is used 
where the electrical connections to the assembly can be made with pres­
sure probe tips positioned by "joystick" operation in the x and y plane 
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and with simultaneous setdown of aligned probe tips in the vertical (z) 
plane. The probe station is equipped with stereo optics having suffici­
ent magnification to properly position probe tips on metallization areas. 
As a nunimum the test station has an oscilloscope, function generator, 
regulated power source, and metering for voltage/current/resistance. 
ECI recommends that no temperature testing is performed on a pre­
sealed assembly to preclude environmental contamination such as cor­
rosion from occurring. If temperature testing is necessary, the as­
sembly is processed through a cleaning procedure immediately following 
the test and prior to any subsequent assembly processing. 
When operational trimming requires a selected value component decade 
unit(s) with appropriate tolerance or a calibration chart is connected 
through the probe station for determination of the required value. 
Calibration of Test Equipment. Each piece of test equipment has 
a calibration tag which indicates the data of the previous calibration 
and the date of the next required calibration. Whenever possible, the 
test operator verifies proper operation of the test equipment prior to 
performance of any electrical testing of the microcircuit. 
Data Records. ECI requires that any electrical testing on cus­
tomer products shall be recorded in engineering notebooks for perman­
ent record in those cases where functional (any testing other than the 
customer acceptance test) testing is accomplished. The information 
which is recorded includes the test circuit, parameters tested, and any 
unique procedures. Any test performed on the assembly is also indi­
cated on the PIT tag. 
Frequency of Testing (Pre-Seal). As a minimum ECI requires 
that a functional test is performed following assembly inspection and 
immediately prior to the final pre-seal visual inspection. When a test 
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indicates a performance deficiency troubleshooting is performed on the 
assembly. After the defective component is located and appropriate 
repair procedures have been instituted the test is repeated. 
2. 10. 2 Post-Seal Testing. Following the seal verification of a hybrid 
microcircuit an electrical test similar to the pre-seal test is performed 
on the assembly. Although the environmental conditions of the test area 
are not restricted, ECI (when practical) uses the same area and equip­
ment as that used for pre-seal testing to ensure correlation of data. 
At this point temperature testing is often performed to verify proper 
circuit operation within specified limts. As a general practice the 
temperature extremes are chosen 5 degrees centigrade greater than 
those required for specification compliance (i. e., circuits requiring 
-55°C and +1250C operation are tested at -60°C and +1300C) The 5°C 
guard limits ensure required performance within the specified limits 
and will indicate any marginal conditions of the design. 
2. 10. 3 Final Product Acceptance Testing. For any production micro­
circuit (other than nonflight prototypes or engineering models) an ac­
ceptance test specification is prepared and used for product acceptance 
testing. The specification defines the type of test equipment, test cir­
cuit(s), test sequence and description, and test parameters with required 
tolerances. The test data sheet for final product acceptance is included 
with the assembly when it is shipped to the contracting agency. 
Product acceptance testing at ECI requires the presence of an ECI Qual­
ity representative, an authorized test operator, and a customer techni­
cal representative (when required by contract). 
The acceptance testing verifies that the microcircuit complies in all 
respect with the requirements of the customer procurement specifica­
tion. 
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SECTION III 
RECOMMENDATIONS 
3. 1 Discussion. A reasonable probability exists that a hybrid circuit 
selected at random from a qualified vendor would perform satisfactorily 
during a long term space mission. To ensure to a high degree of prob­
ability that the circuit would so perform is a much more significant under­
taking. In Chapter II of this report, the methods used by ECI to obtain 
reliable circuits were discussed. While many of the controls which have 
been implemented would be applicable for extended life performance 
requirements, insufficient information exists to safely predict the life 
of such circuits much beyond 1000 hours. Since the ability to predict 
long-term behavior in a partially known environment is the overall ob­
jective and failure rates several orders of magnitude less than the Apollo 
Program are required,it would appear that the entire system of module 
fabrication must be subject to control. This fabrication system may be 
generalized into four separate categories. 
a. Circuit Design 
b. Materials and Processes 
c. Control Methods 
d. Verification Methods. 
Most of the topics associated with each category are beyond the scope of 
this report except for some general comments. 
Circuit Design. Adequate design margin must exist in a circuit 
design so that long term degradation due to radiation damage, thermal 
aging, or other causes can be compensated. Assuming that multiple 
sources of microcircuits will be utilized, electrical design guidelines 
with standard derating factors should be established. Circuit designers 
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should be permitted to use only parts from a preferred list such as 
those from a NASA Certified manufacturer of monolithic microcircuits. 
Line Certification should be extended to all discrete parts fabrication 
including the package that will be used to house the module. 
Materials and Processes. Dissimilar materials such as metals 
in mutual contact still pose reliability problems. A monometallic in­
terconnect system would help alleviate the situation although different 
problem areas may arise. These latter problem areas should receive 
some in-depth research so that a choice may be made whether to use 
either gold or aluminum exclusively. It is not clear if some of the more 
complex metallurgical schemes that have been proposed have subtle 
failure modes that are as yet undetected. Most of these schemes rely 
upon a barrier layer to prevent interlayer diffusion of metals but these 
barriers are usually disrupted at a bonding interface. 
The use of adhesive materials to bond substrates into packages and 
discrete devices to substrates must be carefully controlled. Many dif­
ferent compounds are used somewhat indescriminately and their long­
term behavior is not well known. 
Unnecessary materials such as glaze on alumina substrates could be 
eliminated. The smoothness of unglazed ceramic substrates has im­
proved markedly in the past few years and high quality resistor­
conductor networks may be fabricated on such surfaces. 
Control Methods. The two basic approaches used to control the 
quality and reliability of a microcircuit module are­
a. Inspection and test of the module, and 
b. Control of the processes used to manufacture the module. 
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The predominant philosophy of MIL-STD-883 is expressed by (a) and (b) 
relates to Line Certification. Each approach usually contains elements 
of the other with a trend toward imposing both approaches where reli­
ability objectives warrant. An overall approach is certainly indicated 
for deep space probes. 
3.2 Recommendations. Some comments regarding the objectives of a 
Line Certification Document are as follows 
a. Line Certification is process oriented and therefore should 
consider the end item use more specifically. For example, if the 
module environment will exceed a specified level of radiation, certain 
materials and therefore processes are more desirable. It would be 
worthwhile to consider classes of Line Certification such as Radiation 
Environment, Thermal Environment, and High Acceleration Environ­
ment similar to the levels or classes of reliability testing imposed by 
MIL-STD-883. 
b. Line Certification should be imposed on all suppliers of parts 
to the prime hybrid microcircuit manufacturer particularly when ex­
treme levels of reliability are desired. 
c. Burn-in at the component level should be imposed at the hy­
brid microcircuit manufacturer's facility as the prime component 
screening test. This should not supplant burn-rn at the module level 
which would serve to verify integrity of the entire assembly. 
d. To eliminate unproven materials and techniques and reduce 
somewhat the technological variations from vendor to vendor, some 
form of standardization should be employed. A stringent set of quide­
lines for microcircuit design is recommended as the most expedient 
method of achieving standardization. For example, if active device 
burn-in is imposed, no proven alternative to the carrier concept exists. 
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e. Adhesive bonding with organic compounds is one of the unde­
sirable features, from a reliability point of vew, of the carrier hybri­
dization approach. Bond strength is adequate and stress problems are 
minimal for small components, but unknown potentially harmful side 
effects are felt to exist. Considerable emphasis should be placed on 
this operation in the Line Certification Program. Other areas that 
fall in this same category are the module package, final substrate­
package assembly, and sealing. 
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